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Abstract
The understanding of the charge transport in nano-scale CMOS device is a very
challenging issue that requires a physics-based modeling approach. In this respect,
commercial T-CAD simulators have been shown evident limitations in the mod-
eling of ultra-scaled devices, due to the strong off-equilibrium non-local transport
that takes place in this kind of devices. On the other hand, full quantum approaches
would in principle allow to correctly treat the problem, but their complexity and
the difficult inclusion of many important scattering mechanisms limit their use to
particular cases, decreasing their effectiveness in being a general tool for the com-
prehension of all the various aspects of the modeling problem. In this thesis we
use a Multi Subband Monte Carlo simulation framework to assess the effects of
some of the mostly used techniques to overcome the performances of the conven-
tional ultra-scaled MOSFETs. This approach allows for a better understanding of
the charge transport in short channel devices, using a software tool that remains
relatively easy to use by the engineering community. The following technology
boosters will be addressed: multi-gate structures, high-k dielectrics, strained sili-
con and germanium channels.
The modeling of screening in non-conventional structures such as double gate
SOI and FinFETs is not trivial. In this respect, we analyze different formulations of
the screening dielectric function approach in order to establish the correct method-
ology to properly model this physical mechanism in multi-gate MOSFETs.
Concerning the modeling of the high-k dielectric effects, we assess the effec-
tiveness of various scattering mechanisms in degrading the electron and hole mo-
bility. We also propose original models to explain the mobility degradation found
experimentally. Finally, we analyze the influence of the high-k dielectrics on the
ON-state current in short channel MOSFETs.
Concerning the alternative high-mobility channel materials, we performMonte
Carlo simulations of germanium and strained germanium channels to compare their
performances with respect to silicon and strained silicon materials.
Finally, Monte Carlo simulations are used to analyze, validate and improve
an existing technique used to experimentally extract the limiting velocity in short
channel MOSFETs, that is useful to assess the real improvement provided by the
alternative channel materials.
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Chapter 1
Introduction
Abstract
In this chapter we introduce various examples of the scaling rules that, in the
past decades, have lead the modern devices to dimensions of few nano-meters.
Then, we list some problems that raise in nowadays ultra short MOSFETs, and
how they have been solved by means of the introduction of the technology boosters
in the fabrication process.
1
1. Introduction
Physical parameter Constant Field Generalized Gen. Selective
Channel length 1/ 1/ 1/d
Insulator thickness 1/ 1/ 1/d
Channel width 1/ 1/ 1/w
Wiring width 1/ 1/ 1/w
Electric field in device 1  
Voltage 1/ / /d
Doping   d
Area 1/2 1/2 1/2w
Capacitance 1/ 1/ 1/w
Gate delay 1/ 1/ 1/d
Power dissipation 1/2 2/2 2/2d
2
w
Power density 1 2 2w/d
Table 1.1: Technology scaling rules: constant-electric field scaling, generalized
scaling and generalized selective scaling.
1.1 Scaling of the MOSFET
1.1.1 The scaling scenario
In the past 40 years, most of the electronic fabrication activity has been focused
to shrinking the dimensions of the MOSFETs (Metal Oxide Semiconductor Field
Effect Transistors). The aim of this scaling is mainly to increase the number of
transistors per chip which leads to lower cost per function and larger computing
power.
The initial scaling rules proposed in [2] were constructed in order to obtain
scaled devices with the same operative conditions as the original ones (i.e. the
electric field in the device channel remains constant through the scaling process).
This maintains a good reliability of the scaled devices. These rules change vari-
ous device physical parameters by the same factor  > 1, as shown in Table 1.1
(second column). In this methodology of scaling, called “constant field scaling”,
the threshold voltage shift should scale as the other parameters. However, in ex-
tremely scaled devices, it is difficult to scale the threshold voltage, since, otherwise,
the leakage currents would become excessive.
This fact has lead to a more complex formulation of scaling rules, called “gen-
eralized scaling” [3, 4, 5, 6]. In these new methodologies, the supply voltage scales
by a factor , with 1<<. The problem of this scaling approach is that the elec-
tric field in the devices increases by a factor , as we can see in the third column of
Table 1.1. Thus, new reliability problems can arise.
Recently, a new scaling methodology, called “generalized selective scaling”
has been proposed [7, 8, 9]. It consists of scaling the channel length and oxide
thickness by a factor d, and the channel width and the wiring width by a factor
2
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high−k dielectric
Metal
Metal Metal
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alternative structures
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SiO 2
n  −Sin  −Si+ +
bulk
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Si high−    materialµ
Figure 1.1: Comparison between a conventional MOSFET (a) and a device which
features various technology boosters (b).
w. Choosing d>w, we maintain a good reliability, allowing the gate delay to
scale faster than in the previous scaling technologies.
1.1.2 Problems related to the fabrication of ultra short MOSFETs
The scaling rules explained in Sec. 1.1.1 have been applied for entire decades,
leading the modern MOSFET devices to dimensions of about 10 nano-meters. Due
to the size of nowadays devices, some problems have become much more critical
than in the past:
– static power dissipation : the leakage currents (of the gate contact and of the
junctions) has augmented considerably;
– short channel effects : the electric potential in the channel of the device is
not independent on the drain contact polarization, since the electric field of
the channel-drain junction penetrates into the channel;
– limitation of the ON-current : the ON-current does not longer improve as
the channel length is shrinked;
– dynamic power dissipation : the areal density of the operating power has
increased sensibly.
In order to mitigate these negatives effects, some techniques called ”technology
boosters“ have been introduced in the fabrication process of the modern MOS de-
vices [10].
1.1.3 Overview of the technology boosters
The terminology ”technology boosters“ stands for all the techniques introduced
in the fabrication process of the ultra scaled MOSFETs in order to continue the
improvement of the performance of the devices beyond the classical scaling rules
explained in Sec. 1.1.1. These techniques have modified all the regions of the
MOSFET structure compared to the ”conventional“ device (see Fig. 1.1):
– channel material : the silicon (Si) has been substituted with the strained sili-
con (s-Si). Moreover, Germanium (Ge) and III-V materials (as for example
the gallium arsenide, GaAs) are emerging as promising candidates to substi-
tute the Si based materials in the device channel.
3
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– gate oxide : the SiO2 has been substituted with materials with a high electric
permittivity k, in order to limit the gate leakage current and improve the
reliability of the dielectric.
– gate contact : the poly-Si material has been substituted with a metal, for
many reasons. The main reason is because of the better integrability with
the high-k dielectrics. Moreover a metal gate reduces sensibly the poly-
depletion region, that is one of the main problems affecting the poly-Si gates,
allowing a better control of the channel region.
– source and drain contacts : the doped semiconducting regions will be sub-
stituted with metal regions, in order to limit the series resistances of the
contacts.
– device architecture : much effort is devoted to substitute the conventional
planar structure with Silicon On Insulator (SOI) or multi-gate structures.
Mainly, this step will lead to improved capability of the gate contact to con-
trol the carriers in the channel, thus allowing to further scale the devices,
while avoiding the short channel effects.
1.1.4 The state of the art
The guideline of the technology improvements in MOSFET fabrication is the
International Technology Roadmap for Semiconductors (ITRS) [10]. According
to the ITRS, devices which enter the mass production in 2012, would be a bulk
transistor with a gate length of 22 nm for high-perfomance logic (the channel length
is even shorter). The thickness of the SiO2 dielectric should be around 1:06 nm.
The mobility enhancement of the carriers in the inversion layer has to be around
a factor 2 for both electrons and holes, with respect to a conventional device with
unstrained Si channel. The supply voltage should be 0:9 V, while the threshold
voltage is around 0:29 V.
Taking a look on most recent research activities, many publications have been
focused on device structures alternative to the bulk ones. For instance, a 20 nm
Single Gate Fully Depleted SOI structure has been presented in [11]. Much effort
is also given to bulk FinFETS (triple gate structures) [12, 13], SOI FinFETs [14]
and 3D vertical integration FinFETs [15]. Although almost all new devices feature
the high-k dielectrics, much attention is still paid to the optimization of these type
of dielectrics [16, 17, 18]. Concerning the introduction of the alternative channel
materials, we can see that s-Si is nowadays employed in almost all Si-technologies.
However, interesting publications can be found regarding the possible replacement
of Si with Ge [19, 20] and III-V [21, 22, 23] materials.
1.2 High-k dielectrics
Observing Table 1.1, we can see that in all the mentioned scaling rules the gate
oxide thickness must scale by the same factor as the channel length (see Fig. 1.2),
4
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gate
oxide
substrate
S D
α
α tOX
−1LG
−1
Figure 1.2: Sketch of the MOSFET device. The relation between the scaling of the
channel length LG and the dielectric thickness tOX is shown.
substrate gate substrategate
tOX
OX OX
b) thin gate oxidea) thick gate oxide
tunneling
Figure 1.3: Band diagram of structures with a thick (a) and a thin (b) gate oxide.
In the thin oxide structure, barrier tunneling is not negligible.
in order to avoid the so called short channel effects and thus allow the gate electrode
to have an optimal control of the electrostatics in the channel. However, the oxide
thickness shrinking leads to an increased leakage current.
1.2.1 The gate leakage current problem
Let’s consider the potential barrier between channel and gate. If this barrier
is thin in space or low in energy, the probability of barrier tunneling is high (see
Fig. 1.3). For this reason, the probability that an electron passes through the di-
electric depends on the insulator thickness (thickness of the barrier) and on the
insulator material (barrier height, effective mass, . . . ).
The scaling rules have lead to silicon dioxide (SiO2) thicknesses that result in
significant tunneling of the carriers from theMOSFET channel to the gate electrode
leading to an undesired gate leakage current. This is un undesired effect for mainly
two reasons:
5
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εSiO2
t      = EOT SiO 2
gate
substrate substrate
gate
HKε      =    εn SiO2 HK SiO2
a) classic MOSFET
t     = nt
b) high−k MOSFET
Figure 1.4: Comparison between structures with a SiO2 (left) and a high-k (right)
gate oxide. In the high-k structure, a thicker oxide layer can be used, reducing the
gate leakage. n is the ratio between the high-k and SiO2 electric permittivities.
– the gate current increases the static power dissipation.
– the gate current flows through a dielectric layer, decreasing the reliability of
the device.
New solutions have been therefore devised to continue the nano-electronic de-
velopment.
1.2.2 Benefit of using high-k dielectrics
One possible solution to reduce the gate leakage current is to change the in-
sulator material. The most promising candidates to substitute the SiO2 are the so
called high-k dielectrics.
The introduction of high-k materials allows to increase the dielectric thickness
(which should decrease the leakage current) without decreasing the equivalent ox-
ide thickness (EOT). The EOT is the SiO2 thickness that produces the same gate
capacitance COX as the one of the high-k stack. The gate capacitance, per unit
area, is:
COX =
OX
tOX
(1.1)
where OX is the electric permittivity of the gate dielectric and tOX is the thickness.
Fig. 1.4 shows that if we use a material with a dielectric constant n times larger
than the one of SiO2, we can have the same COX with a thickness n times larger.
This allows to decrease the gate leakage current, preserving the scalability of the
device apart from two-dimensional effects [24].
However, while the use of the high-k dielectrics allows to increase the physical
thickness of the gate oxide, they have a smaller height of the potential barrier. Thus,
the carriers in the inversion layer of a MOSFET featuring high-k dielectrics feel
a thicker but lower potential barrier than in classical devices. Anyway, despite of
the lower potential barrier, high-k dielectric MOSFETs outperform SiO2 devices
[25, 26].
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1.2.3 Mobility reduction in MOSFETs with high-k in the gate stack
The carrier mobility  is relates the drift velocity of the carriers with the driving
electric field, as:
 =
vdrift
Elateral
(1.2)
when the lateral electric field Elateral is not too high (we will explain this aspect in
Sec. 2.2.1). In the equation, vdrift is the drift velocity of the carriers in the inversion
layer. Thus, the mobility, whose general definition can be found in [27], expresses
the ability of the carriers to gain velocity when they are subjected to a driving
electric field.
The use of high-k dielectrics leads to a lower value of the carrier mobility than
the one obtained with SiO2. For this reason two solutions that sensibly improve
the mobility have been commonly introduced in the MOSFET fabrication:
– the usage of metal gate electrodes, that improves the quality of the interface
between the high-k dielectric and the gate [28];
– a thin SiO2 layer between the channel and the high-k material (the so called
interfacial layer) has been introduced in order to place the high-k dielectric
more distant from the free carriers of the inversion layer.
Nevertheless, these solutions do not completely solve the problem of the mobility
reduction. Moreover, the interfacial layer introduction poses a trade off between the
mobility reduction and the high-k effectiveness allowing for small EOT. However,
since these two solutions are almost universally used, all data shown in this section
refers to MOSFETs with metal gate and interfacial layer.
In Figs. 1.5 and 1.6 we show some experimental data that supports the fact
that there is a mobility degradation due to the use of high-k insulators. In de-
tail, Fig. 1.5 refers to devices with hafnium dioxide (HfO2) and Fig. 1.6 refers to
hafnium-silicon oxynitride (HfSiON). These are two of the most used high-k di-
electrics. All the curves in the two graphs refer to measurements at 300 K. The
HfO2 data is published in [29, 30, 31, 32, 33, 34, 35, 28, 36, 37]. The HfSiON data
is published in [38, 39, 40, 41, 42, 43, 44, 45, 46]
Considering the curves of Fig. 1.5, which refer to measurements at 300 K of
HfO2 devices with metal gate, Ref. [31] is quite useful since it contains a wide set
of experimental data that can help us in the analysis of the mobility degradation,
as for example the dependencies of the mobility on the interfacial or high-k layer
thicknesses.
We collect some of these curves in Fig. 1.7. These curves refer to bulk devices
with channel doping of 21017 cm 3, with HfO2 thickness of 3 nm and with
various interfacial layer thicknesses ranging from 1:0 to 2:5 nm. In the figure we
also show the mobility curve of the reference SiO2 device with 2:5 nm of SiO2
and metal gate. All the devices measured in [31] have titanium nitride (TiN) gate
electrode. Moreover, Takagi reference curve is shown (which refers to a device
with poly-Si gate electrode, but very thick SiO2 dielectric). We can see that while
the device with interfacial layer thickness of 2:5 nm shows no mobility degradation
7
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Figure 1.5: Comparison between the universal mobility curve [47] and various
experimental data for HfO2 devices with metal gate.
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Figure 1.6: Same as in Fig. 1.5, but for HfSiON dielectric.
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Figure 1.7: Experimental data measured in [31] at 300 K for bulk MOSFETs with
doping 21017 cm 3. The measurements refer to devices with 3 nm of HfO2 and
with various SiO2 thicknesses from 1:0 nm to 2:5 nm. All devices measured have
TiN metal gate. The SiO2 reference device of [31] and the universal mobility curve
of [47] are also shown.
with respect to the SiO2 MOSFET, the device with interfacial layer thickness of
1:0 nm shows a peak mobility reduction of about 38% with respect to the SiO2
device measured in [31], that is however much lower than the universal mobility
curve [47].
1.2.4 Possible causes of mobility degradation in high-k stacks
In the previous section we have seen that the use of high-k dielectrics leads to
a non-negligible mobility degradation with respect to conventional SiO2 devices.
Fig. 1.7 shows that the mobility degradation seems to be strictly related to the
interfacial layer thickness (and thus to the distance of the high-k insulator from the
free carriers in the channel).
This mobility degradation has been ascribed to the vibration of the polar molecules
of high-k dielectrics (the so-called soft optical phonons [48, 49, 50, 51]) or to fixed
charges which are located in the gate stack. These charge can reside in the gate
stack due to the non-ideality of the MOSFET fabrication process (in the form of
single charges [31, 52]) or can be intrinsic and thus features of the interfaces in the
gate stack (in the form of dipoles [53, 54, 55]).
In the first part of Chap. 5 we develop models for surface optical phonon scat-
tering, single Coulomb centers and dipoles in gate stacks with interfacial layer,
high-k material and metal gate. Moreover, we will compare a wide set of exper-
imental data and Monte Carlo simulations in order to establish which is the main
cause of the observed electron and hole mobility degradation.
9
1. Introduction
Finally, we will compare simulated and experimental ON-current in short chan-
nel devices in order to assess the effect of the high-k dielectrics in modern MOS-
FETs.
1.3 Multi gate structures
Due to the short channel effects, in order to maintain a good control of the
channel region by the gate contact, the channel length can not be scaled down
below a given limit that depends on the depletion region thickness. The thinner
is the depletion region, the shorter the channel can be. Indeed, for instance, this
is one of the reason that has lead to highly doped channel regions in scaled bulk
devices.
In order to avoid this technological limit, one possible solution is to change the
structure of the MOSFET. A possible modification of the conventional bulk struc-
ture is to substitute the bulk region with a bottom oxide, obtaining the Single Gate
SOI (SG-SOI) structure. Doing this, the minimum channel length of a technology
is not related to the doping, but to the thickness of the channel region (with the
assumption that the device channel is fully depleted) [56, 57].
Unfortunately, the substitution of the bulk doped region with an oxide is a very
complex step and maybe not justified, even if the fully depleted SOI has potentially
the possibility to overcome the bulk technology limits. However, once the bulk
region has been eliminated, we can think to add a gate contact also at the bottom
of the device obtaining the so-called Double Gate SOI (DG-SOI).
This further step in the process technology evolution, will expand the scenario
of the ultra scaled MOSFETs to the multi-gate structures [58].
1.3.1 Benefits of using multi gate structures
The fabrication of the DG-SOI structure [5, 59] (see Fig. 1.8b) is even more
difficult than the SG-SOI one, but it further improves the advantages of the SG-
SOI structures over the bulk technologies [6, 60, 61].
It has been shown that the DG-SOI structure has better immunity to short chan-
nel effects, with the same Si thickness of the SG-SOI one. Indeed, the constraint
of the maximum channel thickness as a function of the channel length is less lim-
iting, leading the DG-SOI to be most promising to overcome the limits of the bulk
technology. As an example, in the ITRS [10] a SG-SOI wich features a gate length
of 17 nm (planned for 2015), requires a channel thickness of 5:5 nm. A DG-SOI
device with the same channel length, needs a channel thickness of 8 nm.
Here we report a brief list of the main advantages of the DG-SOI structure with
respect to the bulk technology:
– better immunity to short channel effects: for the reason previously explained,
these kind of devices are easier to scale.
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– larger gate capacitance: the larger is the number of gate contacts and the
larger is the gate capacitance. With a large gate capacitance, the density
of the carriers in the channel increases, leading to a larger ON-current (see
Eq. 1.3).
– sub-threshold slope: the sub threshold slope (i.e. the slope of the logarithm
of the IDS-VGS curve when VGS<VTH [62]) is increased, getting closer to
the theoretical limit of 60 mV/dec. This leads to have smaller OFF-current
IOFF, or equivalently, a lower threshold voltage VTH, with the same ON-
current.
– the channel region can be undoped leading to several advantages:
 better mobility of the carriers
 better immunity to doping variability
 less parasitic capacitances
There is an additional possible improvement of the DG-SOI structure. We
can add a third gate contact to the channel in order to further increase the gate
capacitance. Such a 3D structure, called FinFET structure [63, 64, 65], if made on
a bulk wafer (as in Fig. 1.8c) combines the advantages of the DG-SOI structures
with the relative process simplicity of the bulk MOSFET fabrication. To be more
precise, if on one hand the process fabrication is difficult since it is 3D for these
structures, to the other hand the necessity to having a bottom gate is avoided.
Summarizing, if the total number of gate electrodes is 2, we obtain the DG-
SOI. If the device has 3 gate electrodes, we have the triple gate structures (where
the most famous architecture is the FinFET). Finally, if the gate electrodes are 4,
we have the so called gate all around geometries [66] (see Fig. 1.8d).
1.3.2 Problems related to the modeling of multi gate structures
From the device modeling point of view, two main problems arise:
– the proper modeling of the quantization is more complex because the con-
finement of the carriers is no longer only due to the squeezing of the carrier
at the channel/oxide interface; indeed the confinement is also due to the de-
vice geometry. Moreover, in FinFETs and in Gate all-around MOSFETs, the
modeling of the quantization is a 2D problem, differently from bulk, SG-SOI
and DG-SOI structures, where a 1D solution is required;
– the treatment of the surface roughness scattering mechanism requires a more
complex formulation;
– more complex models for screening are required, due to the increased num-
ber of inversion layers in the device.
In Chap. 4 we explore the last aspect, by analyzing in detail the methodology
to properly take into account the screening effect in multi gate structures.
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Figure 1.8: Comparison between various MOSFET device structures. a) classical
bulk MOSFET. b) DG-SOI MOSFET. c) FinFET. d) gate-all-around MOSFET. In
the a) and b) case, the device view is parallel to the transport direction. In the c)
and b) case, the device view is orthogonal to the transport direction.
1.4 Alternative channel materials
In Sec. 1.1.2 we have seen that nowadays it is becoming extremely difficult
to continue the MOSFET scaling. A possible solution is to change the channel
material.
1.4.1 Benefits of using alternative materials
The low field mobility (Eq. 1.2) is a property of the channel material. If we
choose more favorable materials, i.e. that have a higher low-field mobility than the
conventional Si, we have carriers that can move faster through the channel. Thus,
we can obtain higher ON-currents, congruently with the basic formula:
ION ' Qe  ve (1.3)
In this regard, the easiest improvement with respect to the conventional Si
MOSFET is to use the Strained-Si (s-Si). The s-Si technology have been demon-
strated to yield mobility enhancements in CMOS devices and is currently used
in the most advanced IC to boost performances beyond the improvements given
by device scaling [67, 68, 69]. Fig. 1.9 shows the comparison between the Si
and s-Si experimental data of [70, 71]. The device of [70] features a doping of
11016 cm 3, while the data of [71] refers to a device with channel doping of
about 31017 cm 3. Both the experimental data refers to bi-axial tensile strain
and to very thick SiO2 oxide devices (13 and 6:7 nm). The mobility enhancement
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Figure 1.9: Comparison between the Si and s-Si electron mobility of [70, 71]. The
universal mobility curve of [47] is also shown.
is evident and, in particular, it allows to overtake the universal mobility curve of
[47].
Moreover, it is possible to make less conservative choises. New materials are
indeed emerging as possible competitors of the Si and s-Si devices, for instance the
Ge, strained germanium (s-Ge) and III-V materials.
The introduction of these materials is more difficult with respect to the s-Si,
but interesting results have already been published for both the unstrained [72,
73] and strained Ge [74] for n-MOSFETs. In this regard, Fig. 1.10 shows the
electron mobility for a device featuring a high-k dielectric (GeO2) on the top of
an unstrained Ge bulk. We can see that, despite of the use of a high-k dielectric,
the mobility is comparable with the universal one for Si. Thus, Ge and s-Ge are
promising candidates for overcome the Si limits.
Finally, much attention has been paid to III-V materials for high-performance
devices. The research activity for the integration of these type of materials in these
devices is not as advanced as the Ge based materials, but they appear very promis-
ing [75].
1.4.2 Strained silicon, germanium and strained germanium modeling
In the first part of Chap 6, we will briefly describe a methodology for the mod-
eling of s-Si, Ge and s-Ge. Then we will compare the performances in ultra scaled
n-MOSFETs, in order to assess the competitivity of Ge and s-Ge with respect to
Si and s-Si.
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1.5 Evaluation of the effect of technology boosters in real
devices
High-mobility materials are introduced to boost the ON-current in modern
MOSFETs.
We will see in Chap. 7 that the definition of mobility is valid only when the
number of the scattering events of the carriers is very large. However, high mobility
materials are used in order to reduce the number of scattering events. Moreover,
if we consider short channel devices, the number is reduced even more, and the
concept of mobility is hard to apply. Thus, the mobility is not a valid metric to
describe the behaviour in short channel devices featuring high mobility materials.
Unfortunately, also the drain current, alone, can not give all the information
that is needed to correctly characterize a modern MOSFET. Thus, we need other
parameters as, for example, the limiting velocity vlim of the carriers in the channel
of the device. For instance, the vlim can be a useful indicator of the regime where
the transistor is operating and of the level of strain of the channel material.
In this regard, in Chap. 7 we use the Multi Subband Monte Carlo simulator in
order to validate an existing extraction procedure of the limiting velocity in modern
short channel devices [1]. After a detailed analysis of the method, we identify the
sources of error of the method. Finally, we propose a new methodology for the
extraction of the limiting velocity vlim and we extensively validate it.
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Chapter 2
The semi-classical approach and
the Boltzmann transport equation
The exact solution of the motion of carriers in a nano structure as a modern
MOSFET device is found solving a full quantum problem, where the carriers are
described as wave-packets.
However, if the size of the wave-packets representing the carriers are much
smaller than their mean free path (the length travelled by an electron between two
successive collisions), we can treat the carriers as localized particles with a well
defined position and momentum. This kind of approach is called semi-classical. In
this chapter we present various modeling approaches for MOSFET devices in the
semi-classical framework.
Firstly, we present the Boltzmann transport equation, which is the general equa-
tion governing the semi-classical transport.
Moreover, we derive the Drift Diffusion model as a simplified solution of the
Boltzmann transport equation. We also see the analytic expressions for the drain
current which can be derived from the Drift-Diffusion model and identify the main
limitations of the Drift-Diffusion model.
Then, we describe the ballistic and quasi-ballistic transport regimes, and we
show simplified analytic expressions for the drain currents in those regimes.
Finally, we briefly review the Monte Carlo method which allows to find an
exact solution of the Boltzmann transport equation in a statistical way.
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2.1 The Boltzmann transport equation
The Boltzmann Transport Equation (BTE) [76] is the basis for the semi-classical
description of carrier transport in electron devices. The Boltzmann equation is a
continuity equation in the phase space.
We start by defining some quantities that allow to completely describe each
carrier in our system: 8<:
R = (x; y; z)
p = (px; py; pz)
t
(2.1)
where R is a vector which determines the position of the particle, p defines the
momentum of the particle, and t is the instant of time considered.
We can describe the entire population of the carriers by considering the distri-
bution function of the carriers f(R;p; t), which is the probability to find carriers
located at the position R, with momentum p at the istant t [76]. The f(R;p; t)
can be obtained by solving the BTE [77, 78]:
@f
@t
+

dR
dt

 rrf +

dp
dt

 rpf =

@f
@t

C
+ U(R;p; t) (2.2)
In the left hand side of the equation, we can note that:
dR
dt

= vg (2.3)
where vg is the group velocity of the carriers, and that:
dp
dt

= eE (2.4)
where E is the driving field. Eq. 2.4 is a version of the Newton’s law. In the right
hand side of the equation, (@f=@t)C is the change of the distribution function due
to the scattering events of the carriers and U(R;p; t) accounts for the changes of
the distribution function due to the generation and recombination mechanisms.
Eq. 2.2 is simply the continuity equation of the carrier fluxes in each portion
(dR,dp) in the (R,p) space, as we can see in Figure 2.1. Indeed, the BTE states that
the number of carriers (expressed in terms of probability of occupation of a state) in
positionRwith momentum p at the time t can change only if some carriers change
their position from/toR, or change their momentum from/to p (due to acceleration
of the particle), or scatter (changing its momentum p).
2.1.1 Validity of the Boltzmann transport equation
It is worth to ask ourselves when it is realistic to apply the BTE to the carrier
transport in nano-devices. The limits of validity of the BTE are summarized below:
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Figure 2.1: Cell in the phase space at time t, with all the possible carrier fluxes that
may contribute to modify the carrier population in the cell.
– The BTE uses a classical description of the particle where both the position
and the momentum of a particle can be determined. This approximation is
reliable when the Heisenberg uncertainty principle of the quantum mechan-
ics can be neglected.
– The semi-classical approach is valid only if the external electric field slowly
varies over a distance comparable to the size of the wave packet which would
correctly describe the carrier in a quantum approach. For the same reason,
the applied potential variations have to be much smoother than the crys-
tal potential variations. Otherwise, the Newton’s law (Eq. 2.4) can not be
applied to the carriers and a more complicated treatement based on wave
equations is required.
2.2 The Drift - Diffusion model
We will see in this Chapter that the exact solution of the BTE (Eq. 2.2) requires
computationally demanding methodologies. Thus, it is common to make some
assumptions in order to simplify the Boltzmann transport equation.
Firstly, we assume the carriers as point particles with momentum:
p = m  v (2.5)
where m (assumed isotropic) is the effective mass of the electron in the semi-
conductor. We can express the electron density n(R; t) by means of the distribution
function, as:
n(R; t) =
1


X
p
f(R;p; t) (2.6)
where 
 is the normalization volume.
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By computing the balance equation for the zero-th order moment of the BTE
we can find the continuity equations [77, 78]: @n
@t   1errJn = U
@p
@t +
1
errJp = U
(2.7)
where Jn and Jp are the electron and hole current densities, and can be expressed
as: (
Jn =   e

Pn2CB
p v(p)fn(R;p; t)
Jp =   e

Pn2V B
p v(p)(1  fn(R;p; t))
(2.8)
where
PCB
p and
PVB
p are sums that are performed in the conduction and valence
bands, respectively. Please note that while the probability to find an electron with
energy E is expressed by f(E), the probability to find a hole at that energy level is
1 f(E).
Assuming that the semiconductor is not degenerate, the distribution function
becomes:
f(E) = e 
E EF
KT (2.9)
Eq. 2.9 describes a Maxwell-Boltzmann statistics, which is valid approximately
when E EF>3KT .
Assuming as closing condition of the system Eq. 2.9, from the balance equation
for the first order moment of the BTE we can find the expression for the current
density [77, 78]: 
Jn =  ennr+ eDnrn
Jp =  eppr  eDprp (2.10)
where n and p are the mobilities for the electrons and holes (defined in Eq. 1.2),
respectively. Moreover,  is the electrostatic potential and Dn and Dp are the dif-
fusion coefficients for electrons and holes [27] that can be expressed as a function
of n and p by means of the Einstein relations for non-degenerate gas at thermo-
dynamic equilibrium [77], which are:
Dn =
KBT
e n
Dp =
KBT
e p
(2.11)
Finally, the electrostatic potential can be found by means of the Poisson equation:
r  r =  e(p  n+ND  NA) (2.12)
whereND andNA are the donor and acceptor concentrations of the semiconductor.
Eqs. 2.7, 2.10 and 2.12 form the so-called drift-diffusion model, which is used
in the TCAD commercial tools. Please note that in this model the unknown values
are n, p and , while the electron and hole mobilities n and p as well as U are
model parameters.
Thus, models for the mobility evaluation are required in the Drift-Diffusion
framework.
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Figure 2.2: Graphical definition of the mobility and the saturation velocity.
2.2.1 The saturation velocity
Eq. 1.2 defines the mobility  as the coefficient of proportionality between the
velocity of the carriers and the driving electric field.
However, Eq. 1.2 is valid only when the driving electric field Elateral is not too
high. Otherwise, the increasing rate of interaction of the carriers with the crystal
tends to limit the maximum attainable velocity.
This effect lead to the loss of the proportionality between the carrier velocity
and the driving field, for high Elateral. Indeed, experimental data [79] and Monte
Carlo simulations [80] have shown that the relation between these quantities can
be better modeled by [77]:
v =
Elateral
1 +
 Elateral
vsat
1= (2.13)
where vsat is the saturation velocity and  is a fitting parameter which for Si is
1:109 and 1:213 for electrons and holes, respectively. The saturation velocity vsat
has the physical meaning of the maximum velocity that carriers can have in a crys-
tal under uniform transport conditions, as shown in Fig. 2.2. For the Si, the satu-
ration velocity vsat for electrons is 1:07107 m/s while for holes has the value of
8:37106 m/s.
Since the saturation velocity vsat is due to a loss of energy of the carriers due
to their interactions with the crystal when they are strongly accelerated, this values
is strictly related to the inelastic scattering events.
2.2.2 Analytic expressions for the currents
Applying the Drift - Diffusion model to a MOSFET device structure, it is pos-
sible to derive some analytic expressions for the currents, in the gradual channel
approximation [62], which assumes:
@Elateral(R)
@t
 @Evertical(R)
@t
(2.14)
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Eq. 2.14 is called Gradual Channel Approximation (GCA) since assumes that the
channel potential  slowly varies along the channel over a distance of the order of
the oxide thickness. In this way the surface potential S at the lateral coordinate x
can be found solving a 1D vertical problem. Assuming Eq. 2.14 it is thus possible
to find [62]:
IDD;lin =
W
L
CG(VGS   VTH)VDS (2.15)
in the linear regime, i.e. VDS<VGS VTH. VGS and VDS are the gate-to-source and
the drain-to-source voltages, respectively. In Eq. 2.15W and L are the MOSFET
channel width and length,  is the mobility of the carriers, CG is the effective gate
capacitance and VTH is the threshold voltage [62].
Assuming infinite saturation velocity, the expression for the current in satura-
tion regime is:
IDD;sat =
W
L
CG
(VGS   VTH)2
2
(2.16)
Accounting for vsat with =1 gives [81]:
IDD;sat =
W
L+ v 1satVDS;sat
CG

(VGS   VTH)VDS;sat   1
2
V 2DS;sat

(2.17)
where:
VDS;sat =
 1 +p1 + 2(vsatL) 1(VGS   VTH)
(vsatL) 1
(2.18)
Eq. 2.17 for L!0 reduces to:
IDD;sat =WCG(VGS   VTH)vsat (2.19)
Eq. 2.19 states that for extremely short channel MOSFETs (usually called ulti-
mate CMOS devices), the scaling rules explained in Sec. 1.1.1 can not be applied
since there is no longer any current dependence on the channel length L. More-
over, it states that the saturation current in ultimate CMOS devices is limited by
the saturation velocity vsat. This means, that in this framework, the performances
are expected to be strictly related to the inelastic scattering parameters and mate-
rial/temperature dependence.
However, the validity of Eq. 2.19 is strictly related to the applicability of the
Drift-Diffusion model to short channel devices, that is briefly discussed in the fol-
lowing.
2.2.3 Limits of validity of the Drift - Diffusion model
The Drift-Diffusion model has been very successful due to its relative simplic-
ity with respect to more detailed solutions of the BTE. It’s still the most used model
in many TCAD commercial tools. Anyway, it is based on some assumptions that
are questionable under certain conditions. Summarizing, the main assumptions at
the basis of the Drift-Diffusion model are:
20
2.3. The ballistic transport regime
– the mobility can be defined only when the number of scattering events un-
dergone by a carrier moving from Source to Drain is large;
– in the model presented in Sec. 2.2, the semiconductor is in a non-degenerate
condition. Since this assumption is not valid in modern devices, more com-
plicated Drift-Diffusion models have been generalized in the case of a de-
generate semiconductor.
These assumptions are fulfilled in classical long-channel MOSFET devices, espe-
cially in linear regime.
However, in ultra-scaled MOSFETs, they become questionable. For example,
in short channel device in saturation regime, the carriers are quite far from equi-
librium conditions. Furthermore, the number of scattering events in the channel
of a modern MOSFET is not so large, and the concept of mobility is no longer
exploitable. Finally, there is no any evidence that the saturation velocity defined in
Sec. 2.2.1 occurs in short channel MOSFET devices.
In the next sections we will see other methods for the solution of the BTE.
2.3 The ballistic transport regime
The DDmodel relies on the assumption that the device is in a scattering limited
regime, namely in a regime where the scattering events thermalize the carriers at
equilibrium. This is the condition which allows to define the mobility  of the
carriers (Eq. 1.2). In short channel devices it is no longer possible to define the
mobility since the channel length of modern devices approaches the mean free
path of the carriers (the average path the carriers travel without being scattered).
Thus, we need to define new parameters to describe the performances of the nano
MOSFET devices.
An approach that overcomes the problem of the impossibility to define the
mobility in short channel MOSFETs is the one presented in [82, 83], which is
directly derived from the flux theory. This approach is called the quasi-ballistic
transport model, that will be descrbed in Sec. 2.4.
For the sake of clarity, we first introduce the ballistic model [84], that is equiv-
alent to the QB model if we assume that the particles do not scatter during their
flight from the source contact to the drain one. We will discuss later the validity of
this assumption.
2.3.1 Basics on the ballistic model
In the ballistic model, carriers are injected from the source region (in which
they are supposed to be at equilibrium) into the channel by crossing a potential
barrier whose height is modulated by the gate voltage VGS. Then, carriers move
across the channel and are eventually collected by the drain contact. If scattering
is null, all the carriers that are able to cross the potential barrier in the channel will
eventually reach the drain contact [84].
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Figure 2.3: Graphical definition of the virtual source VS in the ballistic transport
model.
Since we are interested in steady-state conditions, the current density in the
channel can be considered solenoidal, i.e. constant in each section from the source
to the drain. Thus, we can choose the most favorable section for the computation of
the current IDS. We decide to consider the section at the top of the potential barrier,
which is called Virtual Source (VS), as shown in Fig. 2.3. The general expression
for the current, if calculated at the VS, is [82]:
IDS =We(F
+   F ) (2.20)
where F+ and F  are the charge fluxes at the VS directed to the drain and to the
source, respectively, defined as:
F+ = N+inv;VSv
+
VS
F  = N inv;VSv
 
VS
(2.21)
whereN+inv andN
 
inv are the inversion densities of the carriers moving from source
to drain and from drain to source, respectively. Similarly v+ and v  are their
average velocities.
Thus Eq. 2.20 becomes:
IDS;bal =We(N
+
inv;VSv
+
VS  N inv;VSv VS) (2.22)
If we focus in the strong saturation regime, we can suppose that there are no carriers
in the drain contact able to cross the barrier in the channel (which is larger than
VDS). Thus we can assume:
Ninv;VS = N
+
inv;VS +N
 
inv;VS (2.23)
' N+inv;VS (2.24)
where Ninv;VS is the total inversion density of the carriers at the virtual source.
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Thus, the total drain current is:
Ibal;sat =WeN
+
inv;VSv
+
VS 'WeNinv;VSvVS (2.25)
where vVS is the average velocity of the carriers at the VS, since all the carriers are
crossing the potential barrier in the source-drain direction.
In linear regime, the potential barrier seen by the carriers in the drain is much
smaller compared to the one in the saturation regime. As a consequence, we have
that, even in a case without scattering, we can not assume that all the carriers at the
VS are moving from the source to the drain. Thus, the approximation in Eq. 2.24 is
not valid in linear regime, whereas it is reliable to assume that the average velocity
of the carriers moving in the source-drain direction is the same as the average
velocity moving in the opposite direction [78]:
v+VS = v
 
VS (2.26)
since VDS is small.
Since the carriers are at equilibrium in the source and drain contacts with Fermi
level different by eVDS, assuming a Maxwell-Boltzmann distribution, we can ex-
press the inversion density of the carriers at the virtual source as [78]:
N inv;VS = N
+
inv;VSe
  eVDS
KBT (2.27)
the general expression for the drain current (Eq. 2.22) becomes:
Ibal;lin =WeNinv;VSv
+
VS
 
1  e 
eVDS
KBT
1 + e
  eVDS
KBT
!
(2.28)
When the device is in linear regime and VDS is small, we can simplify Eq. 2.28 as:
Ibal;lin =
W
2
eNinv;VSv
+
VS
eVDS
KBT
(2.29)
2.3.2 Analytic expressions for the current
From Fig. 2.3 we can see that the electric field driving the carriers at the VS
is small (ideally null in the VS-section). Thus at first order we can assume a 1D
electrostatics at the VS and write:
eNinv;VS = CG(VGS   VTH) (2.30)
We can further note that if the semiconductor is not in degenerate conditions,
since carriers at the VS are in equilibrium with the source fermi level, their mean
velocity becomes the thermal velocity vT, which takes the form [78]:
vT =
r
2KBT
m
(2.31)
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wherem is the effective mass of the carrier as defined in Eq. 2.5. Using Eqs. 2.30
and 2.31, Eq. 2.25 can be re-written as:
Ibal;sat 'WCG(VGS   VTH)vT (2.32)
Concerning the linear regime, instead, Eq. 2.29 becomes:
Ibal;lin ' W
L
balCG(VGS   VTH)VDS (2.33)
where we have used the so called ballistic mobility (usually called apparent mobil-
ity) which takes the form:
bal =
eLvT
2KBT
(2.34)
The dependence of the drain current in Eq. 2.33 on the channel length L is not a
real effect, and it appears in the expression due to the definition of the apparent
mobility (proportional to L).
2.3.3 Considerations about the ballistic transport model
We can see that Eq. 2.19 and Eq. 2.32 have similar expressions for the drain
current in saturation regime, despite of the very different transport models used for
their derivation.
Indeed, we saw that in the Drift - Diffusion model the current in ultimate MOS-
FETs is limited by the vsat which is strictly related to the inelastic scattering events
and assumes a kind of uniform field profile. Eq. 2.32, instead, has been deduced as-
suming a transport without scattering events. The thermal velocity vT is related to
the mass of the carrier in the crystalm. Thus, while vsat is related to the scattering
events, vT derives from the properties of the conduction band only.
A further difference between vsat and vT is the following: while vsat is present
where the driving field is the highest (usually the end of the MOS channel), vT
can be defined only where the driving field is small (the VS), confirming that the
Drift-Diffusion and ballistic models, although giving similar expressions for L!0,
are conceptually very different.
2.4 The quasi ballistic transport regime
2.4.1 Basics of the quasi-ballistic model
In Sec. 2.2.3 we have seen that the Drift-Diffusion model (Sec. 2.2) can not
be reliably applied to short channel devices, due to its several approximations.
However, also the ballistic model (Sec. 2.3) can not be safely applied to nowadays
MOSFETs due to the assumption of no-scattering in the channel region (Sec. 2.3)
[85, 86].
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What it is possible to do is to consider an extension of the ballistic transport
model to the case with scattering events. This framework is the so called quasi bal-
listic transport regime and can describe a device in which the number of scattering
events occured is not negligible, but it is not large enough to thermalize the carriers
as in the Drift-Diffusion model. We will see that this framework is able to cover
both the Drift-Diffusion and the ballistic transport regimes as limiting cases.
The validity of the quasi-ballistic model is still debated [83, 87]. However, it
has been shown in [88] that this model can be considered valid, but the evaluation
of the effects of the scattering events is critical. We will briefly discuss this point
in Sec. 2.4.3.
For the sake of simplicity and to be congruent with Sec. 2.3.2 we will adopt
the Maxwell-Boltzmann statistics to derive analytical expressions for the currents
in Secs. 2.4.2 and 2.4.3. However, similar results can be derived in the case of
Fermi-Dirac statistics [89].
2.4.2 Analytic expressions for the current
Firstly, we define the back-scattering coefficient r as [82]:
r =
F+
F 
(2.35)
where F+ and F  have been defined in Eq. 2.21. Eq. 2.35 is valid at high VDS
where it has been assumed that there is no flux of the carriers from the drain contact
to the source one. The proper modeling of the back-scattering coefficient r is the
most critical point of the quasi ballistic model.
Starting from Eq. 2.20, and using Eqs. 2.35 and 2.21, we can write:
IDS;Q bal = eWN+inv;VSv
+
VS(1  r) (2.36)
Now we assume that Eq. 2.26 is valid for both the linear and saturation regimes.
While this assumption is fulfilled in linear regime, it may become inaccurate in the
saturation regime [85]. However, the impact of this assumption is not critical in the
cases of pratical interest where r is small.
Using Eqs. 2.26 and 2.23, and remembering the definition of r (Eq. 2.35), we
obtain:
N+inv;VS =
Ninv;VS
1 + r
(2.37)
Eq. 2.37 means that, regarding the saturation regime, since the carriers are back-
scattered towards the VS-section, the portionN+ of the inversion charge density at
the VS effectively contributing to the IDS is not equal to theNinv (as in the ballistic
case), but it is decreased by a factor r.
Thus, from Eq. 2.36 and 2.37 we obtain the expression valid in saturation
regime [83]:
IQ bal;sat 'WNinv;VSv+VS

1  r
1 + r

(2.38)
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Finally, using a Maxwell-Boltzmann statistics and using Eq. 2.30, we finally have:
IQ bal;sat 'WCG(VGS   VTH)vT

1  r
1 + r

(2.39)
Concerning the linear regime, instead, we can proceed as follows. It can be
found that the generalization of Eq. 2.28 in the case with scattering events is [78]:
IQ bal;lin =WeNinv;VSv+VS
 
(1  r)  (1  r)e 
eVDS
KBT
(1 + r) + (1  r)e 
eVDS
KBT
!
(2.40)
Assuming VDSKBT=e and Eq. 2.34, Eq. 2.40 reduces to:
IQ bal;lin ' W
L
balCG(VGS   VTH)VDS(1  r) (2.41)
Comparing Eq. 2.33 with Eq. 2.41, we can see that, differently from the satu-
ration case, the density of the carriers at the VS moving to the drain N+inv;VS is not
modified by the introduction of the scattering events in the model.
2.4.3 Models for the back-scattering coefficient
As already said, the evaluation of the r parameter is the most critical point of
the quasi-ballistic model. Indeed, it is very difficult to develop analytical solutions
of the Boltzmann transport equation valid in the quasi-ballistic transport regime.
Thus, to obtain a compact model for the drain current one needs to introduce many
simplifications to the problem.
In the saturation regime, the coefficient r is assumed to be [82, 78]:
r =
LKT
LKT + 
(2.42)
where  is the mean free path of the carriers and LKT is called KT-layer and it
is defined as the distance over which the potential barrier in the channel falls of
KBT=e, as shown in Fig. 2.4. Since the average energy of the back-scattered
carriers is KBT=e [83], Eq. 2.42 means that only the back-scattered carriers that
have to cross a barrier lower than their average energy can go back to the source
contact. The validity of Eq. 2.42 has been analyzed in [88] where it has been found
that the definitions of LKT and  are critical in short channel devices [88].
For long channel devices, an approximated expression for LKT can be derived
[82, 90]:
LKT = L
2KBT
e(VGS   VTH) (2.43)
Indeed, under the GCA (Eq. 2.14) [78, 77], we can write:
LKT =
KBT=e
EVS+
(2.44)
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Figure 2.4: Graphical definition of the KT-layer in the ballistic transport model.
where EVS+ is the electric field at the VS, at the side of the drain direction. The
value of EVS+ can be obtained from the expression of the surface potential profile
in the channel. Under the same assumptions leading to the analytic expression for
IDS in the Drift-Diffusion model (Sec. 2.2.2), it is possible to express the surface
potential as [81]:
c(l) = (VGS   VTH)

1 
r
1  l
L

(2.45)
where l is:
l = x  xV S (2.46)
From Eq. 2.45 we can obtain:
EVS+ =  
dc(l)
dl

0+
=
VGS   VTH
2L
(2.47)
Eqs. 2.44 and 2.47 bring us to Eq. 2.43.
The mean free path  can be approximated as [90, 91, 78, 77, 92]:
 =
2KBT
evT
(2.48)
where  is the long channel mobility. The advantage of using Eqs. 2.42 and 2.48
is that the quasi ballistic model tends to the Drift - Diffusion when LKT.
In the linear regime, we assume a zero-field condition, i.e. all the device chan-
nel contributes to the back-scattering, and we thus write [82, 83, 77, 78]:
r =
L
L+ 
(2.49)
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In [88] it has been shown that Eqs. 2.48 and 2.49 well reproduce Monte Carlo
simulations at low field. Finally it is worth noting that Eq. 2.33, 2.34, 2.48 and
2.49, we can obtain:
IQ bal;lin =
W
L+ 
CG(VGS   VTH)VDS (2.50)
It is straightforward to see that for a long channel device, since we can assume
L, Eq. 2.50 reduces to Eq. 2.15. Thus, also in linear regime, the quasi-ballistic
framework is consistent with the Drift-Diffusion model for long channel devices.
2.5 Exact solution of the BTE: the Monte Carlo method
Since the effectiveness of the mobility  as performance indicator is hard to
judge in short channel devices, we need other performance indicators. In this re-
spect, vT and r can be used as the main performance indicators of the modern
short devices. However, as previously said, the quasi ballistic transport regime is
a complex intermediate condition between the Drift-Diffusion and ballistic models
where both the crystal structure and the scattering events contribute in determining
the current. Thus, an exact solution of the BTE is required to correctly model this
transport regime. We now explain the basics of the exact solution of the BTE by
means of the Monte Carlo method.
2.5.1 Basics of the Monte Carlo method
The MonteCarlo (MC) is a direct (not approximate) statistical method to solve
integral-differential equations, as the BTE [80]. In the case of transport in semi-
conductors, it consists of simulating the motion of one or many electrons inside the
crystal, subject to the action of external forces due to applied electric field and of
various scattering mechanisms.
In Sec. 2.4 we have seen that the quasi ballistic transport model can describe
both short devices under off-equilibrium transport condition, but the modeling of
the back scattering coefficient r (or the average velocity of the carriers vT) is non
trivial. The Monte Carlo method can be used to determine these values in modern
devices.
Entering the details of the model, the motion of a particle is considered semi-
classical. Indeed, it is a sequence of free flights obeying the Newton’s law, which
is:
dp
dt
=  rRE (2.51)
where E is the total energy. During the free flight, the motion of the particle is also
governed by:
dR
dt
= vg = rpE (2.52)
28
2.5. Exact solution of the BTE: the Monte Carlo method
Γ
Γ.
in
r
1
in
2
inNO
2 in
in
S(p  )
S    (p   )
S (p   )
S (p   )
p
Figure 2.5: Graphic procedure for the determination of the type of the event suf-
fered by a carrier whose state is pin.
The free flights are interrupted by the scattering events. The scattering events
are described by the scattering rates S(R;p0;p). S(R;p0;p) is defined as the
probability per unit time that a carrier in the position p and with momentum p
scatters to a state with momentum p0.
In the self-scattering scheme [93, 78], the free flight duration is:
t =    1 ln(r1) (2.53)
where r1 is a random number whose probability distribution is uniform from 0
to 1.   is a number larger than the maximum total scattering rate (self-scattering
technique), which is:
  > [STOT(p)]MAX =
X
i
X
p0
Si(p
0;p)

MAX
(2.54)
where i indicates the scattering type. After the free flight, we decide either which
scattering mechanism occurs or if the particles continues its motion (with the p that
it had before the self scattering) by generating another random number r2 which
probability distribution is uniform from 0 to 1. Let us suppose, for example, that
we have only two scattering mechanisms. The choice of the scattering mechanism
is done as shown in Figure 2.5. If we have:
0 < r2 <
S1(p)
 
(2.55)
the carrier will scatters with the mechanism “1”. If we have:
S1(p)
 
< r2 <
S2(p)
 
(2.56)
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the carrier will scatters with the mechanism “2”. Finally, if we have:
S2(p)
 
< r2 <   (2.57)
the carrier will no scatter, and will continue its previous free flight.
Finally, other random numbers are generated to establish the p0 after the scat-
tering, which will be used in an appropriate function depending on the scattering
mechanism.
Finally, after having collected the information about the position and the energy
of all the carriers [94, 95], we can determine the distribution function f(R;p; t),
which is the unknown value of the Boltzmann transport equation (Eq. 2.2). The
gathering of the information about the position and momentum of the electrons
can be done at the time tn as:
f(Ri;pj ; tn) =
1
Ne
NeX
1
e(R = Ri;p = pj ; tn) (2.58)
where f(Ri;pj ; tn) gives the probability for an electron to be at time tn, at the
position Ri and with momentum pj . Ne is the total number of electrons in the
simulation. The statistics for the holes can be collected in a similar way.
In addition to this, appropriate boundary conditions have to be applied. For
the interface between the channel and the gate stack, one usually imposes reflect-
ing boundary conditions, i.e. a carrier wich reach the boundary of the domain is
reflected in the channel. If the structure is bulk, the bottom boundary condition
may be absorbing, i.e. a carrier reaching the bottom interface of the domain is
destroyed. Considering instead the boundaries at the left and right limits of the
domain, representing the source and drain reservoir of carriers, the contacts can
be assumed injecting, i.e. the carriers are introduced into the simulating domain
according to a distribution function, which typically is Fermi-Dirac distribution,
since carriers are considered at equilibrium inside the source and drain regions [96].
However, the validity of this boundary condition is still debated, since it imposes
that carriers enter the channel with thermal velocity (Eq. 2.31). For this reason, our
group developed a different boundary conditions in which, in the source and drain
contacts, the neutrality of the charge is imposed [97]. This boundary condition can
take into account off-equilibrium conditions in source and drain regions.
In the next chapter we will describe how the Multi Subband Monte Carlo sim-
ulator exploits the Monte Carlo method to solve the Boltzmann transport equation
in modern ultra scaled MOSFET devices.
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Chapter 3
The Multi Subband Monte Carlo
simulator
In this chapter we describe the basics of the Multi Subband Monte Carlo sim-
ulator employed in this thesis.
First, we see how the technique takes into account the quantization perpendic-
ulat to the tranport direction that occurs in modern MOSFET devices.
Then, we see how the simulator solves the Boltzmann transport equation in the
plane perpendicular to the quantization direction. We also show how the BTE is
modified by the fact that the problem is quantized in one direction.
Moreover, we review the scattering mechanisms occuring in conventional MOS-
FETs without the technology boosters listed in Chap. 1. In particular, we describe
the perturbation potential due to phonon, ionized impurities and surface roughness
scattering mechanisms.
Finally, we show the calibration of the simulator on the universal mobility
curves for bulk Si devices featuring a SiO2 dielectric.
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Figure 3.1: Flowchart of the Multi Subband Monte Carlo simulator. The symbols
v and m indicate the valley and the subband in the x section. (z) is the envelope
wave function, E? is the subband energy (that is supposed to be independent on
the wave-vector k), f(k) is the distribution function. n and  are the electron
concentration and the electrostatic potential in the x; z plane. The y-coordinate
has been dropped since we consider indefinitely large devices that can be thus
considered uniform in this direction.
3.1 The carrier transport framework
This simulator is called multi subband because it accounts for the fact that the
allowed carrier energies in the direction normal to the Si/SiO2 dielectric are dis-
cretized due to quantization [98, 99, 93, 100, 101]. This complicates the solution
of the Boltzmann transport equation, since it is required to solve a BTE for each
subband in the system. All these BTEs are then coupled by inter-subband scatter-
ing.
In this section we take a look to the distinct features of the technique used by
our simulator to describe the carrier transport in a MOS device.
3.1.1 Flow chart
The solution of the tranport problem requires a self-consistent loop including
the Schro¨dinger, the non-linear Poisson and the Monte Carlo solvers (see Fig. 3.1).
The first guess of the solution (potential and carrier concentration profile) is
given by a drift-diffusion solution (e.g. with the Sentaurus TCAD). From the po-
tential provided by the first guess, a one-dimensional Schro¨dinger equation (in the
vertical direction z) is solved in each section x to find the subband energies.
At this point the scattering rates are calculated, and accordingly to them, the
carriers are moved in the transport plane by the Monte Carlo transport core. The
Monte Carlo solution is the carrier distribution in the k space, in each section x, in
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Figure 3.2: Sketch of the inversion sheet in a nano n-MOSFET. The potential well
at the section with coordinate X 0 is also shown.
each valley v and in each subband s fx;v;m(k). From that we compute the electron
concentration as:
n(x; z) =
2
A
X
v;m;k
fx;v;m(k)jx;v;m(z)j2 (3.1)
where x;v;m(z) is the envelope wave function at the section x, of the wave-packet
representing the carrier in the subband m belonging to the valley v, that has been
found by solving the Schro¨dinger equation and whose meaning is explained in
Eq. 3.2. A non-linear Poisson equation is solved to consider the changes of the
electrostatic potential due to the movement of the particles, i.e. the new electron
concentration n(x; z).
In the new iteration, the electrostatic potential provided by the Poisson solver
is directly used by the Schro¨dinger solver. Therefore, the simulation is obtained by
iterating the Schro¨dinger solver, the Monte Carlo simulator and the Poisson solver.
3.1.2 The quantization effect
A carrier in a nano-MOSFET (Figure 3.2) is confined in one direction (the z
direction in this thesis) and it can move as a free carrier (i.e. described by a plane
wave) in the other two directions (r) [93, 100].
Since the physical quantities slowly vary in the tranport direction, we assume
that each section xi is independent from the others. Therefore, the solution at each
section xi is found by considering a MOS transistor indefinitely long, with no-field
in the x-direction. We can thus express the wave-function at each x-section as a
wave-plane propagating in the x and y-directions, i.e:
 x;v;m(r; z) = x;v;m(z)
eikrp
A
(3.2)
where A is a normalization area. Moreover, the energy of a particle can be ex-
pressed as a sum of its energy in the vertical-direction (where it is quantized) and
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the in-plane energy (where the particle is treated as classical). Thus the energy of
a particle can be written as:
ETOT = E? + Ek (3.3)
where E? is the potential energy (related to the quantization in the z-direction)
and Ek is the kinetic energy in the transport plane. As previously said, the vertical
quantization is accounted for by solving the steady-state Schro¨dinger equation in
each device slice, which is:
[H^ + ECx(z)]x;v;m(z) = E?x;v;mx;v;m(z) (3.4)
whereH is the Hamiltonian that, under the effective mass approximation (Sec. 3.1.4),
takes the form:
H^EMA =   ~
2
2mz
@2
@z2
(3.5)
(mz is the effective mass of the carriers in the z direction, that depend on the valley
v) and ECx is the conduction band edge in the x section, as:
ECx(z) =  e(x; z)  (x; z) (3.6)
where (x; z) is the electrostatic potential and  is the affinity of the material. x
and s are indices which discriminate the x-coordinate and the subband in wich the
electron is. Since the electrostatic potential profile changes from source to drain,
the conduction band edge profile EC depends also on the x coordinate. Thus, the
wave-function of the carrier (which describes its vertical “position”) depends on
the section, the valley and the subband of the particle.
Using the Hamiltonian in Eq. 3.5, the energy of the carriers in the z-direction
E? (which corresponds with the potential energy) does not depend on the wave-
vector k [78, 102].
3.1.3 2-D multi-subband transport
Starting from the solution of the Schro¨dinger equation in each section x, the
MC transport core simulates the motion of the particles in the in-plane direction,
in a way similar to the one explained in Section 2.5 [93, 100].
A difference with the case explained in Sec. 2.5 is that now a BTE (Eq. 2.2)
is solved for each subband. Moreover we choose to substitute the momentum of
the carriers p with their wave-vectors k (The two representations are equivalent).
Since in this case in the vertical direction the carriers can not move due to the
quantization, the dimensionality of the k-space is 2 (kx,ky), differently to p of
Sec. 2.5, that has three components. Thus, here we represent the particles with the
variables: r, k, v and s. Finally, we chose to neglect the generation-recombination
term in Eq. 2.2. This means that we are neglecting the impact ionization, since we
suppose thatEk does not increase too much in ultra scaled MOSFETs that typically
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have VDS of the order of 1 V. Moreover, we can neglect also the Shockley-Read-
Hall mechanism since it is effective in long devices.
We have seen that the charge profile in the vertical direction is provided by the
Schro¨dinger equation. Then, the Monte Carlo solver moves the carriers forcing
them to remain in the same subband during the free flight. Thus, the only way a
carrier has to change its subband is to have an inter-subband scattering event. The
only way to change its valley is to have an inter-valley scattering event.
In detail, the Eq. 2.2 becomes in this case:
@fx;v;m(k)
@t
+ vg  rrfx;v;m(k) +

Fv;m
~

 rkfx;v;m(k) =

@fx;v;m(k)
@t

C
(3.7)
where fx;v;m(k) is function of the in-plane momentum of the carriers and F is the
external force which is related to the eigen values of the Schro¨dinger equation by
the relation:
Fv;m(x) =  @E?v;m(x)
@x
x (3.8)
The carriers in different subbands are thus moved with different driving forces.
Finally, the term that indicates the change of the distribution function due to
the scattering events can be expressed as:
@fx;v;m(r;k; t)
@t

C
=
A
42
X
v0;m0
Z
k0

Sx;v0;m0;v;m(r;k
0;k)
fx;v0;m0(r;k
0; t)
 
1  fx;v;m(r;k; t)
 
 Sx;v;m;v0;m0(r;k;k0)
fx;v;m(r;k; t)
 
1  fx;v0;m0(r;k0; t)

dk0xdk
0
y(3.9)
where Sx;v;m;v0;m0(r;k;k0) is the scattering rate. It is the probability per unit time
for a carrier located in r to scatter from a state v;m;k to a state v0;m0;k0. We
remind that the solution at each section xi is found by considering a MOS transistor
indefinitely long, with no-field in the x-direction (a “dummy” device with uniform
conditions in the transport plane). Thus the index x appears for the scattering rate
Sx;v;m;v0;m0(r;k;k
0). Eq. 3.9 considers the Pauli exclusion principle by means of
the two terms 1 f which state that the final state has to be empty in order to have
the scattering event.
In Sec. 3.2 we will see how the scattering rates of the scattering mechanisms
occuring in conventional MOSFET devices can be found by means of the Fermi
Golden Rule.
3.1.4 The effective mass approximation for the n-MOSFET
Here, we describe in more detail the hamiltonian in Eq. 3.5, that is valid under
the Effective Mass Approximation (EMA) to solve the Schro¨dinger equation.
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At low energies, the three-dimensional energy dispersion relationship E(k)
can be considered parabolic, i.e.:
E(k)  EC = ~
2
2

k2x
mx
+
k2y
my
+
k2z
mz

(3.10)
where ~ is the Planck constant and EC is the bottom of the conduction band. mx,
my and mz are the effective masses in the x, y and z directions, respectively. The
expression in Eq. 3.10 takes into account the possible anisotropy of the valleys.
Using Eq. 3.10, and remembering the expression of the wave functions describ-
ing the carriers (Eq. 3.2), we obtain the Schro¨dinger equation in Eq. 3.4, where H^
is the one defined in Eq. 3.5. We obtain also:
E(k)  E?x;v;m = ~
2
2

k2x
mx
+
k2y
my

(3.11)
that is the two-dimensional energy dispersion relationship in the transport plane.
A carrier that can be described with Eq. 3.2 moves with group velocity [78]:
vg(k) =
1
~
rkE(k) (3.12)
Thus, if the energy dispersion relationship is the one in Eq. 3.11, we can write:
vg =
px;y
mx;y
=
~kx;y
mx;y
(3.13)
thus confirming that, with a parabolic dispersion relationship, m can be seen as
the effective mass with which the carrier moves in a crystal.
Since in ultra scaled MOSFETs, the condition of not too strong off-equilibrium
transport could be not verified, a modification of Eq. 3.10 should be required in
order to take into account non-parabolicity effects, as:
(E(k)  EC)(1 + (E(k)  EC)) = ~
2
2

k2x
mx
+
k2y
my
+
k2z
mz

(3.14)
However, to simplify the problem, we neglect the non-parabolicity of the valleys in
the z-direction, i.e. we still use the hamiltonian in Eq. 3.5. Therefore, it is still pos-
sible to separate in-plane (Ek) and quantization (E?) energies, since E? does not
depend on k if a parabolic dispersion relationship is assumed in the quantization
direction [78, 102, 103]. Thus, we can express the non-parabolic two-dimensional
Hamiltonian as:
(E(k)  E?x;v;m)(1 + (E(k)  E?x;v;m)) = ~
2
2

k2x
mx
+
k2y
my

(3.15)
that is a generalization of Eq. 3.11 and where  is the non-parabolicity factor.
Eq. 3.15 better reproduces the two-dimensional energy dispersion relationshipE(k)
36
3.1. The carrier transport framework
when the energy of the carriers increases due to the heating of the horizontal elec-
tric field Fv;m(x), and they can not be considered close to the bottom of the valley
(in energy). For Si, =0:5 eV 1 is typically used [99].
The approximation of neglecting the non-parabolicity is not too strong in Si,
where the most populated valleys are the 2. This approximation could be too
strong in Ge, where the most populated valleys are the4. Indeed, when simulating
Ge in Chap. 6, we will calibrate the quantization masses on the results obtained
with the Linear Combination of Bulk Bands (LCBB) quantization model [104].
3.1.5 The semi-analytical model for the p-MOSFET
The expression of the energy dispersion relationship for the holes in a crystal
is much more complicated than those expressed in Eq. 3.10 and 3.15. Thus, the
effective mass approximation briefly explained in Sec. 3.1.4 can not be applied for
the p-MOS case.
Thus, we have developed an analytic expression that is then calibrated on the
kp results [105, 78]. The analytic expression that our group developed to describe
the energy dispersion relationship is:
~2k2v;d
2m0EV
=

1
av;d + bv;dEV
+ cv;d
 1
(3.16)
where EV is the energy referred to the valley minima, kv;d is the magnitude of the
wave-vector in the direction d. av;d, bv;d and cv;d are the parameters that have to
be fitted along the direction d, for each group of valleys v.
In order to derive a model valid for any k direction, our group has devised
an appropriate function of the angle  that is able to connect the values along the
aforementioned directions d. For example, for the 001-oriented crystal, the equi-
energy curves have periodicity =4 [105].
Thus, we can fit the equi-energy curve between =0 and ==4 with:
kV(EV; ) = A+B cos(4) + cos(8) (3.17)
where  is the angle between the direction d() considered and direction d(=0)
used to calibrate the analytical model of Eq. 3.16 on the kp results.
Eq. 3.17 applies to (001) orientation of the crystal. However, the results can be
extended to other crystal orientations and to strain materials [105].
The advantage of this model with respect to the kp is that we can separate
the in-plane (Ek) and quantization (E?) energies [78]. Indeed, the E?x;v;m is
still found with Eqs. 3.4 and 3.5, once mz has been calibrated on the kp results
obtained for k=0 [103].
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3.2 Scatteringmechanisms for conventionalMOSFET de-
vices
In this Section we briefly review how the main scattering mechanisms included
in the Multi Subband Monte Carlo simulator [78], before the starting of the activi-
ties of this thesis.
Eq. 3.9 shows that to model a scattering mechanism, we need its scattering rate
S(r;k0;k). The calculation of the scattering rate is based on the Fermi’s Golden
Rule. The scattering rate from a state defined by k to a state defined by k0 is:
Sx;v;m;v0;m0(k;k
0) =
2(Ea)
~
Mv;m;v0;m0(k0;k)2
(Ex;v0;m0(k
0)  Ex;v;m(k)  Ea) +
2(1 + (Ee))
~
Mv;m;v0;m0(k0;k)2
(Ex;v0;m0(k
0)  Ex;v;m(k) + Ee) (3.18)
where k is the electron wave vector before collision, k0 is the wave vector after
collision. Ex;v;m(k) is the energy of the electron (in the x-section, in the subband
m of the valley v) before the collision, while Ex;v0;m0(k0) is the energy after the
collision. Moreover, in Eq. 3.18, Ea=e is the absorbed/emitted energy during the
scattering event, and (Ea=e) are the occupation numbers of the absorbed/emitted
transitions. Mv;m;v0;m0(k0;k) are called matrix elements. Eq. 3.18 assumes that
the transitions occur at thermal equilibrium. Sx;v;m;v0;m0(k;k0) has the units of
an inverse of the time, so the scattering rate is a number that indicates how many
collisions will occur on average per unit time.
In both the absorbing/emitting terms, the -function enforces the conservation
of energy. If the scattering event is elastic, i.e. there is no exchange of energy
during the transition, we have Ea=Ee=0.
So, it remains to define the matrix element, which, for elastic transitions, is:
Mv;m;v0;m0(k
0;k) =
Z
e k0(r; z)S(r; z) k(r; z)d
2rdz (3.19)
where z is the vertical coordinate and r is the coordinate in the plane normal to
the z direction.  k(r; z) and  k(r; z) are the wave functions before and after the
collision, respectively. In the case of an inelastic transition, the integral in Eq. 3.19
has a further term as e+i!t for a transition which absorbes energy, or e i!t if the
energy is emitted.
By using Eq. 3.2, we can write:
Mv;m;v0;m0(k
0;k) =
e
A
Z
k0(z)k(z)S(r; z)e
i(k k0)rd2rdz (3.20)
in order to obtain:
Mv;m;v0;m0(q) =
e
A
Z
k0(z)S(q; z)k(z)dz (3.21)
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Figure 3.3: Comparison between the acoustic and the optical modes of the energy
dispersion relationship of phonons.
where S(q; z) is defined as the two-dimensional Fourier transform of the scatter-
ing potential S(q; z) as:
S(q; z) =
Z
S(r; z)e
i(k k0)rd2r (3.22)
Thus, we can reconduce the evaluation of the scattering mechanisms to the Fourier
transform of the scattering potential S(q; z). The determination of the matrix ele-
ments for the phonons, surface roughness and ionized impurities scattering mech-
anisms are shown in in Sec. 3.2.1), Sec. 3.2.3 and Chap. 5, respectively.
Finally, it is worth noting that, actually, the scattering rates S(q; z) are not
calculated in the real device, but in a MOSFET featuring an infinitely long channel
and without polarizing the drain contact (VDS=0), i.e. we use Eq. 3.2 for describing
the carriers, which assumes plane waves in the plane normal to the quantization
direction.
3.2.1 Phonon scattering
The phonons of the bulk channel are the thermal vibrations of the crystal in the
channel that interact with the free carriers [77, 78]. Indeed, when the atoms of the
crystal lattice move from their nominal position, produce a perturbation potential
that can result in carrier scattering events.
Since these particles are bosons, their statitisc obey to the Bose-Einstein statis-
tics:
(!q) =
1
e
~!q
KBTL   1
(3.23)
where ! is the phonon energy, KB is the Boltzmann constant and TL is the lattice
temperature.
39
3. The Multi Subband Monte Carlo simulator
0
ω
exact relation
approximated relation
acoustic phonons
q
a
pi2 2pi
a
Figure 3.4: Comparison between the exact and the approximated (with the Debye
model) acoustic mode of the phonon energy.
Fig. 3.3 shows a typical phonon dispersion relationship, and highlights the dif-
ference between the acoustic and optical branches. In the crystals in which we are
interested in (Si and Ge), there are six branches: three of them are acoustic and the
others are optical.
Acoustic phonons
We first consider acoustic phonons with small exchanged wave-vectors q. In
this case we can adopt the Deby model and approximate the energy dispersion
relationship of the acoustic phonons as:
!(q) ' vsq (3.24)
where vs is the sound velocity. Fig. 3.4 shows the acoustic branch close to the
origin of the axis and its approximation with the Debye model.
The ! values are usually small when compared to KBT and to the carrier en-
ergy, and this simplifies the calculation and allows to treat this scattering as elastic.
Under these assumptions, the squared matrix element of the intra-valley tran-
sitions due to acoustic phonons takes the form [98]:
jMv;m;m0(q)j2 = D2ac
KBTL
2Av2L
Fv;m;m0 (3.25)
where Dac is the acoustic deformation potential, vL is the sound velocity in the
crystal,  is the semiconductor mass density and the term Fv;m;m0 is the so-called
form factor and has the expression:
Fv;m;m0 =
Z
z
jv;m0(z)v;m(z)j2dz (3.26)
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Figure 3.5: Inelastic inter-valley transitions originating from optical and acoustic
phonons.
When considering acoustic phonons with large exchanged wave-vectors q, we
adopt the Einstein model. This allows us to treat acoustic phonons with large q
in the same way as we treat optical phonons. In the next subsection we briefly
describe how to take into account the inter-valley transitions due to the optical
phonons.
Optical phonons
The energy dispersion relationship for both the optical mode and, for large q
values, for the acoustic mode can be approximated as:
! = !0 (3.27)
where we have assumed that the exchanged wave vector q is essentially given by
the distance between the valleys in the k-space (kvalley in Fig. 3.5) and not by the
position in the initial and final valleys. The exchanged energy Ea=e of Eq. 3.18 is:
Ea=e = ~!0 (3.28)
This type of transitions are also called inter-valley since we suppose that they in-
duce a change in the valley of the carrier. This approximation is not too strong for
the materials we consider in this work, i.e Si and Ge.
In detail, in Si, the g-type phonons can scatter electrons from one valley to the
other valley with the same orientation that is on the opposite side with respect to
the origin (see Fig. 3.6). The f-type phonons scatter electrons from one valley to
one of the other four valleys that have normal orientation (see Fig. 3.6).
The expression for the squared matrix element of the inter-valley transitions
due to these phonons is [98]:
jMv;m;v0;m0(q)j2 = D2op
~gv0
2!A
Fv;m;v0;m0 (3.29)
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Figure 3.6: Sketch of the possible intervalley phonon transitions.
where Dop is the deformation potential and gv0 is the number of available final
valleys: gv
0
is 1 and 4 for g-type and for f-type transitions, respectively. The form
factors Fv;m;v0;m0 have been defined in Eq. 3.26.
3.2.2 Ionized impurities scattering
The ionized impurities scattering mechanism includes the scattering events due
to the ionized dopants in the channel and to the charges at the channel/dielectric
interface [106].
Here, we do not report any detail on the model for the ionized impurities, since
it is equivalent to the one that will be presented in Chap. 5. In Sec. 5.3, we will
derive the scattering potential produced by a point charge in the gate stack. The
same derivation allows to find the scattering potential produced by a point charge
in the channel or at the Si/ITL interface.
While the scattering mechanism does not need a calibration (the number of the
Coulomb centers is the doping value), the value of the fixed charge density at the
channel/dielectric interface needs to be calibrated on the experimental data.
3.2.3 Surface roughness
The treatment of the surface roughness scattering mechanism [107] is quite
different with comparison to the previous models presented in Secs. 3.2.1 and 3.2.2.
The operator representing the perturbation due this mechanism is:
 eS(r; z) = HPERT(r; z) HUNPERT(z) (3.30)
whereHUNPERT(z) is the Hamiltonian of the unperturbed system, and theHPERT(r; z)
is the Hamiltonian of the perturbed system. The unperturbed system is the one
which has an ideal interface between the gate oxide and the channel, and thus its
Hamiltonian is:
HUNPERT(z) =  ~
2
2
@
@z
1
mz
@
@z
  e+ B( z) (3.31)
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Figure 3.7: Potential well in the channel of an nMOSFET. The surface roughness
is due to the non-ideality of the interface between the gate dielectric and the MOS
channel. The roughness is managed by means of the displacement of the interface
position from its mean value, called (r).
where B is the potential barrier height, ( z) is the shape of the potential barrier
(step function for simplicity) and  is the electrostatic potential. The perturbed
system is the one which has a shifted interface between the gate oxide and the
channel, and thus, under the EMA approximation (Sec. 3.1.4), its Hamiltonian is:
HPERT(r; z) =  ~
2
2
@
@z
1
mz(z  (r))
@
@z
  e+ B( z +(r)) (3.32)
where (r) is the displacement of the interface at the position r from its average
value in z-direction, as we can see in Figure 3.7. If we define:
z0 = z   (3.33)
and we assume an arbitrarily small (r):
HPERT(r; z) ' HUNPERT(z0) + (r)de
dz0
(3.34)
at the same time, the wave-function of the unperturbed system can be written as:
v;m(z) ' v;m(z0) + (r)dv;m(z
0)
dz0
(3.35)
It is possible to express the unscreened matrix element as:
Mv;m;v0;m0 =
1
A
Z
z
v0;m0
de
dz
v;mdz + (Ev0;m0   Ev;m) 1
A
Z
z
v0;m0
dv;m
dz
dz
(3.36)
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This formulation of the matrix element allows the wave function to be not null
in the gate dielectric (z<0). This is the formulation that we will use in App. A
when performing simulations accounting for the penetration of the wave functions
describing the carriers.
If we impose that the wave functions can not penetrate into the gate dielectric,
i.e.: 
 v;m(0) = 0
 v;m(1) = 0 (3.37)
we obtain the relation [78]:Z 1
0
v;m
@e
@z
v0;m0dz+(Ev;m Ev0;m0)
Z 1
0
v;m
@v0;m0
@z
dz =
~2
2mz

@v;m
@z
@v0;m0
@z

0
(3.38)
This relation allows to easily compute Eq. 3.36 in order to find the final expression
for the matrix element:
Mv;m;v0;m0 =
~2
2mz

@v;m
@z
@v0;m0
@z

0
Z
r
1
A
(r)eiqrdr (3.39)
Finally, when expressing the squaredMj;i, we obtain:
jMv;m;v0;m0 j2 = ~
4
4m2zA

@v;m
@z
@v0;m0
@z
2
0
SSR(q) (3.40)
where SSR(q) is the spectrum of the surface roughness, and is defined as:
SSR(q) =
1
A
 Z
r
(r)eiqrdr
2 (3.41)
The form of the matrix elements given in Eq.3.40 is deliberately simple. In par-
ticular, we have neglected the terms in the scattering potential stemming from the
change of the electron density produced by the variation of the interface position,
although such terms have been shown to be quantitatively significant [108, 109].
Such a simplification is justified for the purpose of this work, because it does not
alter the results found in this manuscript.
3.2.4 The screening effect
Actually, the perturbation potential felt by the carriers in the inversion layer
is not directly the one shown in the previous sections. Indeed, when an external
potential is applied to the channel, the inversion layer reacts in order to reduce the
effective perturbation potential felt by the carriers. Indeed, this effective potential
can be seen as composed of two different contributions: the perturbation potential
of the scattering mechanism, and the potential produced by the inversion layer
[108], that tends to decrease the effect of the perturbation potential of the scattering
mechanism.
44
3.3. Calibration of the simulator
0.1 1.0
Effective Field [MV/cm]
102
103
El
ec
tro
n 
M
ob
ilit
y 
[cm
2 /V
s]
NA=2x10
16
cm
-2
NA=3x10
17
cm
-2
NA=2.4x10
18
cm
-2
Lines: Experiments
Symbols: Simulations
Figure 3.8: Calibration of the n-MOS MSMC simulator. Comparison between the
universal mobility curves of [47] and the simulated ones [93] for different values
of the channel doping, as a function of the effective field. Temperature is 300 K.
The screening effect models the re-distribution of the inversion layer in the
presence of an external perturbation potential. While the ionized impurities and the
surface roughness scattering mechanisms are strongly affected by the screening,
we can assume that the phonons are not screened. Indeed, for inter-valley phonon
assisted transitions in electron inversion layers, the very large q values make the
screening very ineffective [98]. For intra-valley phonons, the situation is much
more complicated. However, it is common believe that in an inversion layer also
the screening for intra-valley transitions become ineffective [78].
The derivation for the various models for screening are reported in detail in
Chap. 4. The model has no adjustable parameters.
3.3 Calibration of the simulator
The carrier mobility is the coefficient of proportionality between the drift ve-
locity of the carriers vdrift and the driving field Elateral in the x-direction (Eq. 1.2).
We choose to calibrate both the n- and p-MOS MSMC simulators with the
so called universal mobility curves measured in [47]. Figs. 3.8 and 3.9 shows the
comparison between the experimental curves of [47] and the simulated mobility for
both the n-MOS [93] and p-MOS cases [100], as a function of the effective vertical
electric field Ee . The scattering mechanisms accounted for in Figs.3.8 and 3.9 are
ionized impurities, acoustic and optical phonons and surface roughness.
We can see that our model correctly approaches the curves measured in [47] if
we choose the simulation parameters shown in Tab. 3.1.
Concerning the phonons, the energies of the inter-valley transitions have been
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Scattering mechanism Parameter n-MOS p-MOS
Acoutic phonons Dac [eV] 13 5:2
Intervalley phonons
type f -
! [K] 220 710
Dop [eV/m] 0:31010 1:151011
Intervalley phonons
type f
-! [K] 550
Dop [eV/m] 2:01010
Intervalley phonons
type f
-! [K] 685
Dop [eV/m] 2:01010
Intervalley phonons
type g
-! [K] 140
Dop [eV/m] 0:51010
Intervalley phonons
type g
-! [K] 215
Dop [eV/m] 0:81010
Intervalley phonons
type g
-! [K] 720
Dop [eV/m] 1:11010
Ionized Impurities NSi=SiO2 [cm
 2] 21010 21010
Surface Roughness
Spectrum Gauss. Exp.
 [nm] 0:62 0:56
 [nm] 1:00 2:6
Table 3.1: Parameters used to reproduce the universal mobility curves of [47] for
both the n-MOS and p-MOS MSMC in the simulators.
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Figure 3.9: Calibration of the p-MOS MSMC simulator. Comparison between the
universal mobility curves of [47] and the simulated ones [100] for different values
of the channel doping, as a function of the effective field. The simulations for
T=300 K and T=77 K are shown.
taken from [98] and from [110] for the n-MOS and for the p-MOS, respectively.
In Tab. 3.1 the energy of the phonon are expressed in Kelvin. The relation between
the energy of the phonon and its temperature is:
EPH[eV ] =
KB
e
TPH (3.42)
Dop has been kept as in [98, 110], whereasDac has been adjusted to reproduce the
curves in [47].
Regarding the Ionized Impurities, as already said in Sec. 3.2.2, we can adjust
the concentration of charges at the channel/gate oxide interfaceNSi=SiO2 , while the
effect of the charged atoms in the channel is fixed by the doping concentration.
Finally, the calibration of the surface roughness reduces to the calibration of
the parameters of the power spectral density of the roughness of the interface be-
tween the channel and the gate oxide (Eq. 3.41). For the n-MOS case, we chose a
Gaussian spectrum:
SSR(q) = 
22e
2q2
4 (3.43)
while for the p-MOS case we chose an exponential expression for the roughness
spectrum:
SSR(q) =
22
(1 + q22=2)3=2
(3.44)
The  and  in Eqs. 3.43 and 3.44 are the correlation length and the root mean
squared values of the surface roughness.
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As it can be seen in Tab. 3.1, the values of the spectral densities of the surface
roughness of the Si/SiO2 interface are different for n- and p-MOSFETs. This is
still an unresolved point of the MOSFET modeling [111].
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Chapter 4
Screening in multi-gate structures
Abstract
This chapter shows that modelling of the screening due to the inversion layer
based on the widely employed scalar dielectric function fails in double-gate MOS
transistors and in FinFETs. This leads to simulation results inconsistent with the
experiments, especially at high channel inversion densities where the mobility is
limited by surface roughness scattering. The use of the full tensorial dielectric
function approach, instead, reconciles simulations with the mobility experiments.
In the first part of the chapter we compare the formulations of the scalar and
the tensorial dielectric function approaches.
Then, we identify, using Multi Subband Monte Carlo simulations as well as
analytical derivations for the screened matrix elements of the surface roughness
scattering, what are the simplifying assumptions in the derivation of the scalar
dielectric function that do not hold in a double-gate structure.
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4.1 Introduction
A seen in Chap. 1, the thin body SOI MOSFETs and the FinFETs are very
promising devices for nano-scale CMOS technologies because the double-gate
(DG) operation of the transistors results in an excellent electrostatic integrity and
in good potentials for high ON-currents [60, 61, 63, 65, 64]. Thus, not surprisingly,
much attention has been recently devoted to low field mobility in DG transistors
both on the experimental [112, 113, 114, 115, 116, 117, 118] and on the modelling
side [119, 120, 121, 109].
A theoretically and computationally challenging issue in the physics-based
modelling of mobility in MOS transistors is the screening produced by the carriers
in the inversion layer [98, 99, 102, 106]. An accurate treatment of the screening
is also very important, because the screening affects some features of the mobility
curves versus inversion densityNinv that can be directly compared to experiments.
In fact the screening of the Coulomb scattering centers is responsible for the roll-off
of the mobility at small Ninv values [98, 102, 106]. Furthermore, at large inver-
sion densities, where the mobility is essentially limited by the surface roughness
scattering, the screening contributes to the slope by which the effective mobility
decreases with Ninv [107].
The screening in a electron 2D gas can be described by resorting to the con-
cept of the dielectric function, which is in general a six order tensor that gov-
erns the linear relation between the screened and the unscreened matrix elements
[98, 99, 102, 106] (see also Sec.4.2 below). Such a general formulation based on
the tensorial dielectric function (TDF) is computationally very demanding, so that
a simplified procedure leading to a scalar dielectric function (SDF) has been de-
rived [102], and frequently used in the literature for conventional bulk MOSFETs
[122, 123, 124, 125, 126, 106], for single-gate (SG) and DG SOI transistors as well
as for FinFETs [121, 127, 128, 129].
In this chapter we show that the SDF model should not be used in DG tran-
sistors and in FinFETs, because it leads to artifacts and to results that are clearly
inconsistent with the experiments. This can be readily observed in Figs. 4.1 and
4.2. In fact Fig. 4.1 shows that the experimental mobility for thick SOI MOS-
FETs operated either in SG or in DG mode essentially coincides with the mobility
of lightly doped bulk transistors [115] for large Ninv values. The simulations in
Fig. 4.1 obtained with the TDF model reproduce nicely this behavior. If the SDF
is used, instead, Fig.4.2 shows that the simulated mobility in DG mode is signif-
icantly larger than in SG or in bulk MOSFETs. We verified that this result is an
artifact due to the failure of the SDF model. In fact Fig.4.2 demonstrates that the
mobility curves for the different devices are newly in close agreement if we neglect
the screening in the mobility calculation.
This chapter is focussed on the mobility of n-type MOSFETs and it is orga-
nized as follows. In Sec. 4.2 we introduce the concepts and basic equations behind
the dielectric function model and clarify the differences between the tensorial and
the scalar formulation. In Sec. 4.3 we discuss the application of the dielectric
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Figure 4.1: Comparison between experimental [115] and simulated mobility for
20 nm thick SG-SOI and DG-SOI MOSFETs obtained by using the TDF model.
The universal mobility curve is also shown for reference (dot-dashed line) [47].
The simulations have been obtained accounting for optical and acoustic phonons
and for surface roughness scattering with the Multi SubbandMonte Carlo approach
as in Tab. 3.1. Ionized impurity scattering mechanism has been neglected, leading
to a slight disagreement between simulated and experimental mobility at low in-
version density.
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Figure 4.2: Mobility simulations for the same SOI MOSFET as in the Fig. 4.1
but obtained either with the SDF or by neglecting the screening (triangles). The
electron mobility has been shown as a function of the Ninv or Ninv=2 for the SG-
SOI or DG-SOI, respectively.
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function model to the surface roughness scattering and explain how some of the
simplifications which lead to the SDF clearly fail in DG structure. In Sec. 4.4 we
discuss analytically the artifacts in the DGmobility simulations stemming from the
failure of the SDF model. Sec. 4.5 discusses the impact of the silicon thickness tSi
on the validity of the SDF model.
4.2 Dielectric function for the screening in MOSFETs
Let us consider an electron inversion layer described according to the effective
mass approximation, where v;m(z), as in Chap. 3, indicates the envelope wave-
function of the subbandm belonging to the valley v andEv;m(k) is the total energy
in the subband for the in-plane wave-vector k. For a static scattering potential, such
as the Coulomb or the surface roughness scattering, we denote byMv;m;m0(q) the
scattering matrix element between the subbands m and m0 of the valley v, where
q is the wave-vector variation produced by the scattering. As implied by the sym-
bol Mv;m;m0(q), the analysis will be restricted to intra-valley transitions, because
for Coulomb and surface roughness scattering (see also Chap. 3) the much larger
wave-vector variation necessary for inter-valley transitions reduces drastically the
corresponding matrix elements [98, 102, 106]. The dielectric function is a general
formalism suitable to account for the screening produced by the electrons in the
inversion layer and to determine the screened matrix elements M scrv;m;m0(q) as a
linear combination of the unscreened onesMv;m;m0(q) [102].
Before discussing the formulation of the SDF and TDF models, we notice that
the dielectric function depends on the exchanged wave-vector q and not only on its
magnitude q. For the elliptical electron energy relation, however, the dependence of
the dielectric function on the direction of q is quite modest (also because the most
populated unprimed 2-fold valleys in (100) silicon are circular), hence we will
neglect it in the following of the Chapter. Furthermore, according to the model
presented in Sec.4.3, the unscreened matrix elements for the surface roughness
scattering depend only on q, the magnitude q of exchanged wave-vector q, so that
in the following both the scattering matrix elements and the dielectric function will
be indicated as function of q only.
4.2.1 Tensorial dielectric function approach
The central equation of the TDF approach is [102]:
Mv;m;m0(q) =
X
w;n;n0
w;n;n
0
v;m;m0(q)M
scr
w;n;n0(q) (4.1)
that is a linear algebraic system that must be solved to determine the screened
matrix elementsM scrw;n;n0(q) as a function of the unscreened onesMv;m;m0(q). The
screening function is defined as [102]:
w;n;n
0
v;m;m0(q) = w;vn;mn0;m0 + (q)w;n;n0(q)F
w;n;n0
v;m;m0(q) (4.2)
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where Fw;n;n
0
v;m;m0 and w;n;n0 denote respectively the form factors and the polariza-
tion factors and (q) is:
(q) =
e2
q(Si + OX)
(4.3)
The expression of the polarization factor w;n;n0 is [99, 102, 106]:
w;n;n0(q) =
1
A
X
k
f0[Ew;n0(k + q)]  f0[Ew;n(k)]
Ew;n0(k + q)  Ew;n(k) (4.4)
where f0(E) is the Fermi-Dirac equilibrium occupation function. The term F
w;n;n0
v;m;m0(q)
has been here defined as the dimensionless form factor:
Fw;n;n
0
v;m;m0(q) =
Z tSi
0
dz
Z tSi
0
dz0 v;m(z) 
y
v;m0(z)
y
w;n(z0) w;n0(z0)pcD(q; z; z0)
(4.5)
where tSi is the thickness of the Si film and pcD(q; z; z0) is the dimensionless
potential produced by a point charge located at z0:
pcD(q; z; z0) =
Si + OX
2Si

e qjz z0j + C1eqz + C2e qz

(4.6)
We remind that the expression in Eq. 4.6 is the two-dimensional Fourier transform
that has been defined in 3.22. The two constants C1 and C2 depend on the structure
of the device.
For the bulk and SOI cases we assume to have an infinitely thick gate dielec-
tric. This assumption can be unreliable when simulating realistic devices with thin
dielectrics. However, this is not the aim of this Chapter. Here, indeed, we compare
different models to predict the effect on the mobility of the screening due to the
carriers in the inversion layer in long channel devices.
In the bulk case, we also assume to have an infinitely deep substrate (tSi!1)
to obtain:
C1 = 0 C2 =
Si   OX
Si + OX
e qz0 (4.7)
whereas in the SOI case we have:8><>:
C1 =
(Si   OX)2e qz0 + (2Si   2OX)eqz0
(Si + OX)2e2qtSi   (Si   OX)2
C2 =
Si   OX
Si + OX
(e qz0 + C1)
(4.8)
It is now worth noticing that the calculation of the tensorial dielectric function
can be very CPU time expensive and that the computational burden is dominated
by the calculation of the form factors defined in Eq.4.5. In fact, once the enve-
lope wave-functions v;m(z) have been determined by solving the self-consistent
Schro¨dinger-Poisson problem in the inversion layer, then the double integral in
Eq.4.5 must be evaluated numerically for a huge number of times. As an example,
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for a (100) silicon inversion layer with 3 valleys, if we use 7 subbands per valley
and we employ 50 discrete values for q, then the double integral must be calculated
about 180000 times (even accounting for the fact that the tensor of the form factors
has some elements which are equal).
One may argue that the calculation of the form factors can be completely par-
allelized if clusters with many CPU cores are available, however it is not surpris-
ing that a simplified and much less computationally expensive dielectric function
model was developed [102], and used in many previous works [122, 123, 124,
125, 126, 106, 127, 128, 121, 129]. Such a scalar dielectric function approach is
described in the next section.
4.2.2 Scalar dielectric function approach
The derivation of the SDF model is based on several approximations of the
general formulation presented in the previous section. First of all this simplified
formulation holds for very small q values, so that Eqs 4.6 to 4.8 allow us to write:8<: pcD(q ! 0) ' 1 for bulkpcD(q ! 0) ' Si + OX
2OX
for SOI (4.9)
By substituting Eq. 4.9 in Eq. 4.5 and recalling the orthonormalization of the en-
velope wave-functions v;m(z) belonging to the same valley v, we obtain that the
inter-subband form factors tend to vanish for small q values:
Fw;n;n
0
v;m;m0(q ! 0) ' 0 when (n 6= n0) or (m 6= m0) (4.10)
By inserting Eq. 4.10 in Eq. 4.2 we see that, according to the above simplifications,
the inter-subband transitions are left unscreened, namely we have:
M scrv;m;m0(q) =Mv;m;m0(q) for m
0 6= m (4.11)
Thus Eq. 4.1 can be restricted to intra-subband transitions as:
Mv;m;m(q) =
X
w;n
w;n;nv;m;m(q)M
scr
w;n;n(q) (4.12)
We now recall Eqs. 4.9 and 4.5 and see that, for very small q values, we have
Fw;n;nv;m;m(q!0)'Fw;n;nw;n;n (q!0)'pcD(q!0). The conditionFw;n;nv;m;m'Fw;n;nw;n;n is nec-
essary to derive a scalar dielectric function and we thus assume that its validity can
be approximately extended also to non-zero q values. In other words we assume:
Fw;n;nv;m;m(q) ' Fw;n;nw;n;n (q) 8w; v;m; n (4.13)
which has been very widely used in literature [102, 123, 125, 126, 106, 121, 127,
128, 129]. By substituting Eq. 4.13 in the intra-subband dielectric function w;n;nv;m;m
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defined according to Eq. 4.2, one can realize that the w;n;nv;m;m takes the form of a
matrix which can be inverted analytically, so that we obtain:
M scrv;m;m(q) =
Mv;m;m(q)
scal(q)
+ (4.14)
+
(q)
P
(w;n)6=(v;m)w;n;n(q)F
w;n;n
w;n;n (q)[Mv;m;m(q) Mw;n;n(q)]
scal(q)
where scal(q) is the scalar dielectric function:
scal(q) = 1 + (q)
X
v;m
v;m;m(q)F
v;m;m
v;m;m (q) (4.15)
The SDF model further assumes that the unscreened intra-valley matrix elements
for different subbands are quite similar, so that one can write:
jMv;m;m(q) Mw;n;n(q)j  jMv;m;m(q)j (4.16)
and Eq. 4.14 further simplifies to:
M scrv;m;m(q) =
Mv;m;m(q)
scal(q)
(4.17)
In Eq. 4.17 each screened matrix element is obtained by simply dividing the un-
screened one by the scalar dielectric function scal(q) defined in Eq. 4.15.
According to Eq.4.15 the form factors are arranged in a second rank tensor
(namely a matrix) rather than in a six-order tensor as in Eq.4.5; hence the number
of form factors to be calculated and the computational complexity is drastically
reduced in the SDF with respect to the TDF model.
4.3 Validity of the SDF model for surface roughness scat-
tering
In this section we discuss in detail the validity of the simplifying assumptions
(i.e. Eqs. 4.10, 4.13 and 4.16) used in Sec. 4.2.2 to obtain the SDF model. The
analysis is focussed on surface roughness scattering mechanism, which dominates
the mobility at large inversion densities and is thus responsible for the features of
the simulated mobility curves observed in Fig. 4.2.
To this purpose, we first discuss in Sec. 4.3.1 the expression for the unscreened
matrix elements and the validity of Eq. 4.16. Then in Sec. 4.3.2 we discuss the
application of the dielectric function approach to either SG-SOI or DG-SOI MOS-
FETs. Finally in Sec. 4.3.3 we address the behaviour of the form factors of the
dielectric function to discuss the validity of Eqs. 4.10 and 4.13.
In order to obtain a fair comparison between bulk, SG-SOI and DG-SOI struc-
tures, we need a similar confining potential for all the examined structures. Thus
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Figure 4.3: Comparison between the electrostatic potential (z) (closed symbols,
right y-axis) and the wave-functions of the lowest subbands (open symbols, left
y-axis) for bulk, SG-SOI and DG-SOI structures. The silicon film thickness is
20 nm for the SOI structures. The Ninv is 11013 cm 2 for bulk and SG-SOI and
21013 cm 2 for DG-SOI transistors.
we compare a bulk MOSFET with a fairly thick SOI structure (tSi=20 nm, as for
the devices in Figs. 4.1 and 4.2). Fig. 4.3 shows the electrostatic potential (z)
in bulk, SG-SOI and DG-SOI structures in strong inversion (Ninv=11013 cm 2
for bulk and SG-SOI and 21013 cm 2 for DG-SOI). The same figure reports
the squared magnitude j(z)j2 of the wave-function for the lowest subband of the
unprimed valley and for the different device structures.
In the DG-SOI transistor the two lowest unprimed subbands, namely those la-
belled with (v;m)=(1; 1) and (1; 2), are pratically degenerate. Hence Fig. 4.3
reports both the corresponding wave-functions j1;1(z)j2 and j1;2(z)j2, where we
have arbitrarily labelled with m=1 the subband whose j(z)j has the peak value
close to the front interface (located at z=0). For the DG-SOI structure the poten-
tial profile is perfectly symmetric with respect to the center of the silicon film at
zc=10 nm; thus the j1;2(z)j2 is a mirror image of j1;1(z)j2 with respect to zc.
We see that the potential profile and the envelope wave-functions of the SG-
SOI are very close to their counterparts in the bulk MOSFET and those at the front
interface of the DG-SOI MOSFET.
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Figure 4.4: Normalized matrix elements M (f)1;1;1 and M
(f)
1;2;2 defined in Eq. 4.18
for the bulk, SG-SOI and DG-SOI structures versus the electron density. For the
two SOI structures the silicon thickness is 20 nm. The normalization factor is
=A=F(q).
4.3.1 Unscreened matrix elements
The unscreened matrix element M (f)v;m;m0(q) and M
(b)
v;m;m0(q), respectively at
the front or at the back interface, can be expressed as [107, 122]:
M
(f)
v;m;m0(q) =
~2
2mz;vA

dv;m(y)
dz
dv;m0(y)
dz

y=0
F(q) (4.18a)
M
(b)
v;m;m0(q) =
~2
2mz;vA

dv;m(y)
dz
dv;m0(y)
dz

y=tSi
B(q) (4.18b)
which are a generalization of the expression seen in Chap. 3 and wherem andm0
are two subbands of the valley v and A is a normalization area. The terms F(q)
and B(q) are the Fourier transform of the roughness at the front and back inter-
faces, respectively (Eq. 3.41). We assume that the random profiles of the interface
roughness at the two interfaces are uncorrelated. We also suppose that the power
spectrum of the roughness at the two interfaces is the same and denote it as SSR(q).
Hence the squared matrix elements of both interfaces are proportional to SSR(q),
as in Eq. 3.40.
Fig. 4.4 compares the unscreened intra-subband matrix elements M (f)1;1;1 and
M
(f)
1;2;2 for the front interface roughness of the lowest and the second lowest sub-
band of the unprimed valley; the calculations are illustrated for the different de-
vice structures of Fig. 4.3. The matrix elements in figure have been normalized
to  1=F(q)=A in order to obtain results independent on the exchanged wave-
vector q. It is easy to see that the Eq. 4.16 is not valid in the DG-SOI case because
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theM (f)1;2;2 is orders of magnitude lower than theM
(f)
1;1;1, whereas it is fairly verified
for the other device structures. This result for the DG-SOI is a direct consequence
of the shapes of the corresponding j1;1(z)j and j1;2(z)j shown in Fig. 4.3.
4.3.2 Screening in bulk and SOI structures
In the case of bulkMOSFETs only one silicon-oxide interface exists and Eq. 4.18a
can be used to calculate the unscreened matrix elements of such interface. Then
the screened matrix elements are obtained from Eq. 4.1 or from Eq. 4.17 according
to either the SDF or the TDF model, respectively.
In the SOI structures, instead, we have two interfaces. Since we assume that
the surface roughness at the two interfaces are uncorrelated scattering mechanisms,
we can apply the screening separately to the matrix elements of the two interfaces
by using either Eq. 4.1 or Eq. 4.17 for the TDF or SDF model, respectively. Then
the squared screened matrix elements jM scrv;m;m0 j2 are obtained as:
jM scrv;m;m0 j2 = jM (f;scr)v;m;m0 j2 + jM (b;scr)v;m;m0 j2 (4.19)
where jM (f;scr)v;m;m0 j2 and jM (b;scr)v;m;m0 j2 are the screened matrix elements corresponding
to the roughness at the two interfaces.
4.3.3 Form factors
Fig. 4.5 compares the form factors F1;1;11;1;1, F
1;2;2
1;1;1, F
1;1;2
1;1;2 and F
1;2;2
1;2;2 in the bulk
and SG-SOI structures. All the form factors are for subbands of the unprimed 2
valley (i.e. first index equal to 1 in the form factor symbols). Fig. 4.6 shows a
comparison similar to Fig. 4.5, but between bulk and DG-SOI structures.
The vanishing values of the inter-subband form factor F 1;1;21;1;2 for small q values
is consistent with Eq. 4.10 for all the device structures. Furthermore, Fig. 4.5 shows
that F 1;1;11;1;1 is essentially the same in the bulk and the SG device for q larger than
approximately 0:2 nm 1 and the same holds for F 1;1;11;2;2 and F
1;2;2
1;2;2 for q larger than
approximately 0:2 nm 1. The same figure also shows that, for vanishing q values,
the F 1;1;11;1;1 , F
1;1;1
1;2;2 and F
1;2;2
1;2;2 for the bulk and SG device tend to the corresponding
pcD(q!0) expressed by Eq. 4.9. Fig. 4.6 shows that, instead, for the DG-SOI
MOSFET the F 1;1;11;2;2 is much smaller than F
1;1;1
1;1;1 and F
1;2;2
1;2;2 , except for very small
q values below approximately t 1Si =0:05 nm
 1.
The behaviour of F 1;1;11;2;2 in Fig. 4.6 for the DG-SOI device can be explained by
recalling the definition of the form factor in Eq. 4.5. This expression is a double
integral where the only term depending on the exchanged wave-vector q is the di-
mensionless potential pcD(q; z; z0) (Eq 4.6). In the DG-SOI case, Fig. 4.3 shows
that the j1;1(z)j is mainly confined at the front interface and the j1;2(z)j at the
bottom interface. Thus, the only way to obtain a large F 1;1;11;2;2 form factor is to have
significant pcD(q; z; z0) values at both the interfaces, therefore over the whole
silicon film; this requires q.t 1Si , consistently with Fig. 4.6.
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Figure 4.5: Comparison between the form factors F1;1;11;1;1, F
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the lowest and second lowest unprimed subbands in the bulk and SG-SOI struc-
tures. Same devices and inversion density as in Fig. 4.3.
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Figure 4.6: Same comparison as in Fig. 4.5 but between bulk and DG-SOI struc-
tures. Same devices and inversion density as in Fig. 4.3.
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For values close to the thermal wave vector kth=
p
2mKBT=2~ (for2 sub-
bands in (100) silicon we have m=0:19m0 and kth'0:318 nm 1), the condition
q.t 1Si giving F
1;1;1
1;2;2'F 1;1;11;1;1 is valid for:
tSi .
1
kth
' 1
0:318 nm 1
w 3:14 nm (4.20)
Therefore we conclude that for all the tSi values of technological interest for the
MOS transistors, the assumption in the Eq. 4.13 is not verified for DG-SOI MOS-
FETs and FinFETs.
4.4 Explaining the artifacts in the mobility calculations
In this section we assume thick SOI layers and embrace the quantum limit
approximation, where only the lowest subband is occupied. Since in thick DG-SOI
devices the two lowest subbands are degenerate, in this case we will consider two
subbands. This simplified picture allows us to compare analytically the screening
models based either on the SDF or the TDF formulation.
Furthermore we assume a bias condition for the SG or DG-SOI device able
to induce an inversion density in DG mode exactly twice as large as in SG mode.
This results in the physical picture illustrated by Fig. 4.3 and corresponds to wave
functions in DG mode which are essentially the same as the wave functions in SG
mode, except for the fact that in DG mode the lowest subband is two times degen-
erate and we conventionally denote with j1(z)j2 and j2(z)2j the wave functions
confined respectively at the front and at the back interface (see again Fig. 4.3). The
valley index has been dropped in this section consistently with the single valley ap-
proximation. In order to simplify the notation also the indication of the dependence
on q will be dropped hereafter.
According to the features of the j1(z)j2 and j2(z)j2 illustrated in Fig. 4.3 and
by recalling the formulation of the unscreened surface roughness matrix elements
given in Eq. 4.18, one can realize that, in DG mode, the intra-subband matrix
elementM (f)1;1 corresponding to the front-interface roughness and the wave-function
1(z)must be equal in magnitude to theM
(b)
2;2 for the back interface roughness and
2(z), respectively. Namely we have:
jM (f)1;1j ' jM (b)2;2 j ' jM (bulk)1;1 j (4.21)
Furthermore, the features of the 1(z) and 2(z) make the remaining unscreened
matrix elements calculated with Eq. 4.18 negligible with respect toM (f)1;1 andM
(b)
2;2 ,
that is:
jM (f)1;2j; jM (b)1;2 j; jM (b)1;1 j; jM (f)2;2j  jM (f)1;1j ' jM (b)2;2 j (4.22)
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4.4.1 Bulk and SG-SOI devices
For SG-SOI and bulk devices in the quantum limit there is only one rele-
vant matrix element, thus the dielectric function is inherently scalar. In particular,
Eq. 4.2 provides a dielectric function which is:
SG = 1 + 1;1F
1;1
1;1 (4.23)
Therefore the squared magnitude of the screened matrix element is simply given
by:
jM (SG;scr)1;1 j2 '
jM (f)1;1j2
(1 + 1;1F
1;1
1;1 )
2
(4.24)
4.4.2 DG-SOI devices
Since the DG-SOI devices have two degenerate subbands, the SDF and the
TDF models are different.
Tensorial dielectric function in DG-SOI devices
In this formulation each element of the form factor matrix is in principle non-
zero. However, Fig. 4.6 shows that, in DG-SOI, only F1;11;1 and F
2;2
2;2 have a non
negligible value in the range of q of pratical importance (approximately larger than
0:1 nm 1). Besides, since the j1j2 and the j2j2 are symmetric with respect to the
center of the silicon film (see Fig. 4.3), we have:
F 1;11;1 ' F 2;22;2 (4.25)
Therefore, Eq. 4.1 can be approximately rewritten as:2664
M1;1
M1;2
M2;1
M2;2
3775 =
2664
1 + 1;1F
1;1
1;1 0 0 0
0 1 0 0
0 0 1 0
0 0 0 1 + 1;1F
1;1
1;1
3775
2664
M scr1;1
M scr1;2
M scr2;1
M scr2;2
3775 (4.26)
Since the matrix is diagonal, it is easy to calculate the screened matrix elements.
For the front-interface, using Eqs. 4.21 and 4.22, we obtain:266664
M
(f;scr)
1;1
M
(f;scr)
1;2
M
(f;scr)
2;1
M
(f;scr)
2;2
377775 '
26664
 
1 + 1;1F
1;1
1;1
 1
0 0 0
0 1 0 0
0 0 1 0
0 0 0
 
1 + 1;1F
1;1
1;1
 1
37775
2664
M
(f)
1;1
0
0
0
3775
(4.27)
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Doing the same for the back-interface, we have:266664
M
(b;scr)
1;1
M
(b;scr)
1;2
M
(b;scr)
2;1
M
(b;scr)
2;2
377775 '
26664
 
1 + 1;1F
1;1
1;1
 1
0 0 0
0 1 0 0
0 0 1 0
0 0 0
 
1 + 1;1F
1;1
1;1
 1
37775
2664
0
0
0
M
(b)
2;2
3775
(4.28)
Finally, Eq. 4.19 allows to write:
jM (DG;scr)1;1 j2 '
jM (f)1;1j2
(1 + 1;1F 1111 )
2
(4.29a)
jM (DG;scr)2;2 j2 '
jM (b)2;2 j2
(1 + 1;1F 1111 )
2
(4.29b)
jM (DG;scr)1;2 j2 ' jM (DG;scr)2;1 j2 ' 0 (4.29c)
As it can be seen, with the TDF model Eqs. 4.29a and Eqs. 4.29b are consistent
with Eq.4.24 for the SG-SOI and the bulk case, and, moreover the Eq. 4.29c show
that there is no inter-subband scattering. This explains the agreement between SG-
SOI and DG-SOI results using the TDF model in Figs. 4.1 and 4.2.
Scalar dielectric function in DG-SOI devices
In this case, the dielectric function is:
DG = 1 + 21;1F
1;1
1;1 (4.30)
since 1;1 and 2;2 as well as F
1;1
1;1 and F
2;2
2;2 and sum-up. Thus Eq. 4.17 yields:
M
(f;scr)
1;1 =
1
1 + 21;1F
1;1
1;1
M
(f)
1;1 (4.31a)
M
(f;scr)
2;2 =
1
1 + 21;1F
1;1
1;1
M
(f)
2;2 (4.31b)
M
(f;scr)
1;2 = M
(f)
1;2 ' 0 ; M (f;scr)2;1 = M (f)2;1 ' 0 (4.31c)
and similar expressions hold for the back interface.
By recalling again Eqs. 4.19, 4.21 and 4.22, we obtain:
jM (DG;scr)1;1 j2 '
jM (f)1;1j2
(1 + 21;1F
1;1
1;1 )
2
(4.32a)
jM (DG;scr)2;2 j2 '
jM (b)2;2 j2
(1 + 21;1F
1;1
1;1 )
2
(4.32b)
jM (DG;scr)1;2 j2 ' 0 ; jM (DG;scr)2;1 j2 ' 0 (4.32c)
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Figure 4.7: Comparison between the simulated mobilities obtained with the SDF
and TDF model versus the silicon film thickness tSi for both the SG and DG-SOI
devices.
It easy to see that the Eqs. 4.32a and 4.32b are different from the Eq. 4.29a and
4.29b. Indeed, at large inversion densities the unit term is negligible in the de-
nominator of Eqs. 4.29a, 4.29b, 4.32a and 4.32b and the screening of the matrix
elements according to Eq. 4.32a and 4.32b can thus become up to four times larger
than in the TDF case, hence four times larger than in the bulk and SG-SOI devices
described by Eq. 4.24. This explains the larger mobilities at high Ninv obtained
with the SDF model in DG with respect to SG mode observed in Fig. 4.2.
4.5 Mobility simulation results
In this section we compare the mobility simulation results obtained employing
the SDF and the TDF models for the screening.
Due to small residual differences in bulk devices using either the SDF or the
TDF models, in order to correctly reproduce the universal mobility curves [47] we
set the r.m.s value of the surface roughness mechanism (SR) to 0:62 nm when
the simulator employs the SDF model, as in Tab. 3.1, and to 0:66 nm for the TDF
model. We assume to have infinitely thick gate oxides since, even if the impact of
the oxide thickness on the simulated mobility would be not-negligible, the effect
should be very similar between SDF and TDF model, not affecting the results of
our analysis. Results are summarized in Fig. 4.7 reporting the simulated mobil-
ities as a function of the silicon film thickness tSi in the strong inversion regime
(Ninv=11013 cm 2 in SG-SOI, Ninv=21013 cm 2 in DG-SOI). Fig. 4.8 com-
pares the experimental mobility data versus tSi for different values of the inversion
density [115, 130].
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Figure 4.8: Comparison between experimental mobilities versus tSi and for the
SG-SOI and the DG-SOI structures; data from [115, 130].
4.5.1 SG-SOI vs. DG-SOI using the TDF approach
First of all we discuss the SG-SOI and DG-SOI simulated mobility of Fig. 4.7
when considering the TDF model. Consistently with Figs. 4.1 and 4.2, in strong
inversion and for a large silicon thickness the mobility of the DG-SOI devices is
comparable to the SG-SOI case (which is also consistent with experimental data
of Fig. 4.1 and 4.8). When, instead, tSi is smaller than 20 nm, the mobility in
the DG-SOI case is somewhat larger than in the SG-SOI one. This quantitatively
small effect (observed also in the experiments of Fig. 4.8) has been already studied
in literature and it is commonly attributed to the volume inversion [131]. When the
tSi approaches a value of approximately 3 nm, the DG-SOI mobility is lower than
the SG-SOI one, consistently with the results obtained in [132].
4.5.2 SDF vs. TDF in the SG-SOI structure
Let us then focus on the results for the SG-SOI obtained employing the SDF
and the TDF models. We notice that simulations based on both the screening mod-
els provide very similar mobility values in the entire tSi range. This is fully consis-
tent with the analysis carried out in Sec. 4.4, thus confirming that the assumptions
at the basis of the SDF model are verified in SG-SOI devices.
4.5.3 SDF vs. TDF in the DG-SOI structure
As for the DG-SOI case, we observe that the results obtained with the SDF and
the TDF are quite different over the whole tSi range. In particular, for tSi larger
than approximately 10 nm, the mobility with the SDF model is larger than with
the TDF model, which is consistent with the discussion in Sec. 4.4. On the other
64
4.5. Mobility simulation results
10-4 10-3 10-2 10-1 100 101
q [nm-1]
10-2
10-1
100
Fo
rm
 F
ac
to
rs F1,1,1
1,1,1
F1,1,1
1,2,2
F1,1,2
1,1,2
F1,2,2
1,2,2
kth
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thick DG-SOI structure. In this figure the inversion layer density is 21013 cm 2.
hand, for tSi smaller than approximately 10 nm, the mobility with the SDF model
is smaller than the TDF counterpart.
To explain this latter behaviour, Figs. 4.9 and 4.10 compare the form factors and
the matrix elements of the surface roughness of a 5 nm thick DG-SOI structure. In
Fig. 4.9 we can see that the assumptions in Eq. 4.10 and Eq. 4.13 can be considered
verified, in contrast to what we observed in Fig. 4.6 for tSi=20 nm. Thus, Eq. 4.14
is valid in this case. In Fig. 4.10, however, we see that the jM (f)1;1;1j is approximately
half as large as the jM (f)1;2;2j in the range of bias conditions of Fig. 4.7. Thus the
condition in Eq. 4.16 is still not verified (as it was not for large tSi) and invalidates
the Eq. 4.17.
We now go back to the quantum limit analysis of Sec. 4.4.2 and focus on
the TDF model. Fig. 4.9 shows that the screening function with the TDF model
(Eq. 4.2) cannot be written as in Eq. 4.26 due to the large value of the F 2;21;1 . Thus
in this case we assume:
F 2;21;1 ' F 1;11;1 (4.33)
and Eq. 4.1 can be approximated as:
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By inverting the Eq. 4.34, theM scr1;1 can be calculated as:
M scr1;1 (q) =
M1;1(q)
1 + 1;1F
1;1
1;1 + 2;2F
2;2
2;2
+ (4.35)
+
(q)2;2(q)F
2;2
2;2 (q)[M1;1(q) M2;2(q)]
1 + 1;1F
1;1
1;1 + 2;2F
2;2
2;2
which is an approximated model for the TDF approach. With respect to the results
obtained by the SDF model in the quantum limit approximation and in DG mode
(Eq. 4.31a), Eq. 4.35 contains a term proportional to [M1;1;1 M1;2;2] which, by
defining as positive all the unscreened intra-subband matrix elements (Fig. 4.10),
is negative. As a result the screened matrix element in the TDF model is smaller
than the one in SDF model and this explains the lower mobility provided by the
SDF model in Fig. 4.7 for tSi below 10 nm.
To complete the analysis, Tab. 4.1 shows that at small tSi , there is a signifi-
cant difference between the matrix elements of the surface roughness also in the
SG-SOI device, however, this happens with a depopulation of the second lowest
subband with respect to the lowest one that results in a polarization factor 2;2
much smaller than 1;1. Since the difference between the SDF and TDF models
has been identified for the present analysis in the second term in Eq. 4.35, we see
that for tSi=5 nm, it is the reduction of the 2;2 that mainly contributes to main-
tain good agreement between the SDF and TDF models in SG mode. We verified
also for different tSis that when a significant difference exists between M1;1 and
M2;2 in SG mode, this happens contextually with a depopulation of the second
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F i;ii;i i;i jM (f)1;1j Ni
[10 14 [1014 [10 2 [1012
cm2eV] cm 2eV 1] eVnm 1] cm 2]
SG-SOI
i=1 2:688 1:3784 9:72 6:9186
i=2 2:351 0:3114 4:71 0:85336
DG-SOI
i=1 2:232 1:4627 3:41 4:1362
i=2 2:204 1:2472 6:41 2:8382
Table 4.1: Comparison between the intra subband form factor F i;ii;i , the intra sub-
band polarization factor i;i, the intra subband matrix element jM (f)1;1j and the
inversion charge Ni of the lowest and second lowest subbands in 5 nm thick SG-
SOI and DG-SOI devices.
lowest subband, which pushes the device toward the quantum limit and reduces the
discrepancy between the SDF and TDF models.
Therefore, we can notice that when the assumption on the intra-subband form
factors (Eq. 4.13) fails (tSi thicker than 10 nm), the scalar model provides larger
mobility values than the matrix one. When the aforementioned condition can be
considered fairly verified (tSi thinner than 10 nm), instead, the mobility of the SDF
model is smaller than the TDFs one since Eq. 4.16 is not satisfied. Thus, the error
associated to the use of the SDF model depends on the value tSi and it is difficult
to correct it in a simple way.
4.6 Conclusions
In this chapter we have examined the limits of validity of the SDF approach for
the screening in bulk and SOI devices. We have found that the SDF model is fairly
accurate in bulk and SG-SOI structures, whereas it becomes inaccurate in DG-SOI
devices, in which case the SDF produces artifacts in the simulated mobility curves
that are clearly inconsistent with the experiments.
We have presented an in detail analysis based both on numerical calculations
and on analytical derivations that identified the assumptions behind the approxi-
mated SDF model that are clearly violated in DG-SOI MOSFETs, for reasons that
are inherent to the electronic structure in DG mode.
It should be emphasized that the failure of the SDF model results in an over-
estimate or an underestimate of the mobility (with respect to the TDF model) de-
pending on the thickness tSi of the silicon film; this observation corroborates that
the SDF model is not reliable in DG mode and, as such, it should not be used.
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Chapter 5
MOSFETs with high-k dielectrics
Abstract
In this chapter we examine the mobility reduction associated to high- di-
electrics in n- and p-MOSFETs already discussed in Sec. 1.2 by means of ex-
tensive comparison between accurate multi-subband Monte Carlo simulations and
experimental data.
In the first part of the chapter we briefly recall the models we developed for
the soft optical phonons and remote Coulomb scattering mechanism. Concerning
the soft optical phonons, we first explain a model developed in a simplified struc-
ture and then we show the model for more realistic structures. as for the remote
Coulomb scattering we describe the models for a single charge and for dipoles in
a realistic gate stack structure.
In the second part of the chapter, we use Multi-Subband Monte Carlo sim-
ulations to understand which mechanism is mainly responsible for the mobility
degradation observed in nMOSFETs featuring Hf-based high- dielectrics. Direct
comparison with the experimental data points out that for realistic interfacial layer
thicknesses the effect of surface optical phonons on the mobility is very modest in
both the electron and hole inversion layers. Experimental data of devices featur-
ing different HK materials from different process technologies can be reproduced
only assuming consistently large concentrations of Coulomb scattering centers in
the gate stack. However the corresponding remote charge or dipole density would
result in a large threshold voltage shift not observed in the experiments.
Finally, assuming remote Coulomb centers in the form of a single charge sheet
at the ITL/HK interface we simulate the drain current in real devices and we found
that the current reduction in short channel devices is, instead, not as strong as the
mobility reduction.
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5.1 Introduction
Several mechanisms have been invoked to explain the mobility degradation re-
lated to the use of high-k dielectrics in MOSFETs, and a prominent role has been
ascribed to soft optical phonons (SOph) [48, 49, 50, 51]. However, recent studies
predict an influence of SOph on the electron mobility significantly weaker than
previously thought [31, 133]. Coulomb centers in the gate stack (RemQ) have also
been proposed as a possible cause of the mobility reduction [134, 135, 31, 52], but
very large charge densities seem to be necessary to justify the experimental mobil-
ity degradation [31]. These densities seem to be not in agreement with the stud-
ies on the flat band voltage shift produced by the remote charges [136, 137, 138]
or with direct measurements obtained with modified charge pumping methods
[139, 140]. Furthermore recent experimental data and atomistic simulations sug-
gest that the mobility degradation could be due to interface dipoles close to the
HK/ITL interface (DipQ) [53, 54, 55]. The mobility reduction has been also as-
cribed to Nitrogen diffusion near the channel/dielectric interface [141, 142, 143].
From the device modeling perspective, while the models for the RemQ charges
are quite well assessed [106, 144], different models for SOph scattering mecha-
nism have been proposed, which result in quite different predictions [145, 146],
thus making the overall scenario still unclear. A model for the DipQ scattering is
proposed in this thesis [147].
In this Chapter we aim to provide the complete details of the theory and the re-
sults of an accurate comparison between multi-subbandMonte Carlo transport sim-
ulations of the electron and hole low field mobility and a broad set of experimental
data. We show that samples fabricated by different labs exhibit a remarkably con-
sistent behavior, which can not be explained by soft optical phonon scattering. We
additionally show that a very large amount of charges in the gate stack is neces-
sary to reproduce the experimental data published by many authors. However, by
modeling the Coulomb centers both as remote single charges (RemQ) or as remote
dipoles (DipQ), the threshold voltage shifts are in contrast with the experimental
evidences.
In Sec. 5.2, 5.3 and 5.4 we describe respectively the models for the SOph,
RemQ and DipQ scattering employed in this work. In Sec. 5.5 we examine the ef-
fect of these scattering mechanisms on the n- and p-MOSFET mobility by means
of comparison between experimental data and simulations. Sec. 5.6 examines the
threshold voltage shifts associated to the RemQ and DipQ densities used to repro-
duce the experimental data. Finally, in Sec. 5.7 we investigate the effect of the
high-k dielectrics on the current of short channel devices, by analyzing separately
the effect of SOph and RemQ on the ID VG curves.
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5.2 Modeling SO phonons
The surface soft optical phonons originate from the polar phononmodes present
in high-k dielectrics. Indeed, the molecules of this type of insulators are strongly
polarized, in accordance with the large electric permittivity. The vibration of this
polar molecules (thermally activated) causes non-stationary electric fields which
can penetrate into the Si channel, with exponential decay, as we will see in Secs. 5.2.2
and 5.2.3. Due to this type of behavior, they are called surface optical phonons.
Moreover they are also called soft because the bond between the metal atom, for ex-
ample Hf, and the atom of O is ”soft”, i.e. allows the molecule to vibrate strongly.
Finally, they are also labeled as optical because their frequency is quite high and
weakly dependent on their wave-vector (see Sec. 5.2.3).
5.2.1 Models for SO-phonons available in literature
One of the first models for soft optical phonon scattering have been proposed
by Hess and Vogl [148]. They studied remote polar phonons of SiO2 and they
proposed these phonons as a possible cause of a “new” type of scattering mecha-
nism. Indeed they observed that the vibrations of polar molecules of the gate oxide
influence the mobility of channel carriers. In particular, they realized that phonon
limited mobility of free carriers in inversion layers was somewhat lower than in
bulk material for all the range of temperatures. They studied the effects of one po-
lar phonon originated in SiO2 and they observed that the potential scattering of this
mechanism decays esponentially into the Si substrate. They obtained these results
using a model implementing only one subband and without the screening effect.
Then, Moore and Ferry [149] calculated the effects of polar phonons of SiO2
upon carrier mobility using a more complex model. They noticed that the mobility
degradation due to the polar phonons of SiO2 was negligible. They considered the
lowest and second lowest phonons that originate in the gate dielectric. They used a
three-energy-level model for transport in the quasi-two-dimensional inversion layer
assuming a drifted-Maxwellian distribution.
In 1978 Kim, Das and Senturia [150] proposed a generalized formulation of the
electron scattering interaction with coupled plasmon-phonon modes in degenerate
polar semiconductors. They derived the scattering lifetime in terms of a dielectric
response formalism.
In 1993 Fischetti and Laux [98] studied what are the main limiting scattering
mechanisms affecting the mobility of Si inversion layers using a multi-subband
Monte Carlo simulator. They included the surface optical phonon scattering, de-
veloping two models. The first model considers two semi-infinite regions: a semi-
conductor and an insulator which permittivity depends on frequency. The other
model considers a finite thickness of the SiO2, with on top the metal gate. These
models accounts for the lowest and second lowest optical phonons that originates
in the SiO2.
In 2001 Fischetti et al. [48] studied the effects on the carrier mobility of the
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polar phonons in high-k gate stacks. To study this type of scattering mechanism,
they used a triangular approximation of the potential well in the channel. Firstly,
they also assumed an infinite thickness of the high-k dielectric, showing that, while
the polar phonons of the SiO2 have negligible impact on the mobility, polar phonon
of popular high-k dielectrics such as HfO2 degrade carrier mobility in the channel.
The paper also proposes a model to describe the plasmons that originate in the
poly-Si gate and another model which accounts for the presence of the interfacial
layer.
In 2003 Ren, Fischetti and Gusev [151] used Kubo’s formula and a self-consistent
solution of Poisson and Schro¨dinger equation, to study mobility degradation due
to high-k dielectrics. They showed that there is a mobility degradation due to the
presence of these polar phonons, and they proposed the use of high-k silicates to
try to improve the mobility of high-k stacks.
In 2004 Kotlyar et al. [152] used Fischetti’s SO-phonons model [48] to show
that the use of the metal gate is effective to improve carrier mobility in the channel.
Indeed they observed that, considering the metal gate as an ideal conductor, all gate
plasmons are suppressed.
In 2007 Shah et al. [153] developed a model for the plasmon-phonon coupling
modes that originate when the metal gate is a non-ideal conductor. They used
the Kubo-Greenwood integral to study the SO-phonon limited mobility changes
due to these modes. Accounting for five primed and unprimed subbands as well
as surface roughness and bulk phonon scattering, their model does not consider
Coulomb scattering and the presence of the interfacial layer.
5.2.2 SOph in structures without interfacial layer
Modeling details
The perturbation potential for SOph scattering in a structure with an infinite
high-k layer on top of a Si channel (see Fig. 5.1) has been computed following the
approach in [48].
The dielectric constant of the channel material is set to its low frequency value.
The lowest (TO1) and the second lowest (TO2) modes in the HK layer have been
taken into account according to [48], so that the permittivity of the high-k layer is:
HK(!) = 1 +
0   i
1  ( !!TO;1 )2
+
i   1
1  ( !!TO;2 )2
(5.1)
where 0, i, 1, !TO;1 and !TO;2 are the electric permittivity of the HKmaterial at
low, intermediate and infinite frequency and the energies of the lowest and second
lowest phonon modes, respectively. Tab. 5.1 reports the values of 0, i, 1 !TO;1
and !TO;2 for some common high-k dielectrics.
Neglecting the coupling between the SOph modes and the plasmons originat-
ing from the inversion layer (this approximation will be discussed in App. B), the
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Figure 5.1: Sketch of the gate stack structure considered for the SOph model with-
out ITL and definition of the symbols used. The dielectric constant of the various
layers is also indicated.
Quantity SiO2 Al2O3 AlN ZrO2 HfO2 ZrSiO4
0 3.90 12.53 9.14 24.0 22.00 11.75
i 3.05 7.27 7.35 7.75 6.58 9.73
1 2.50 3.20 4.80 4.00 5.03 4.20
~!TO;1 [meV] 55.60 48.18 81.40 16.67 12.40 38.62
~!TO;2 [meV] 138.10 71.41 88.55 57.70 48.35 116.00
Table 5.1: Parameters of some gate dielectrics from [48]. 0 is the relative permit-
tivity at zero frequency, i at intermediate frequency and 1 at infinite frequency
for each material. !TO;1 and !TO;2 are the energies of the lowest and second lowest
phonons modes. The static permittivity 0 of the Si is 11:9.
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condition allowing the modes to propagate is [154, 78]:
HK =  Si (5.2)
Combining Eqs. 5.1 and 5.2, we can find the angular frequency for the lowest SOph
mode, that is:
!SO;1(q) = !TO;1
r
0 + Si
i + Si
(5.3)
and for the second lowest SOph mode:
!SO;2(q) = !TO;2
r
i + Si
1 + Si
(5.4)
The expression of the perturbation potential in the Si channel for a SOph mode is
[154, 48, 78]:
SO(q; z) = A0e
 qz (5.5)
The amplitude of the perturbation potential at the Si/HK interface A0 is found by
equating the classical and the quantum mechanical phonon energy (as in [48]) [78].
For the lowest SOph mode we thus have:
(nSO +
1
2  12)~!SO;1
A
=WEM (5.6)
where A is the normalization area and nSO is the number of phonons, given by the
Bose-Einstein statistics (Eq. 3.23). The classical energy W for the lowest mode
can be expressed as [155]:
WEM = 2qjA0j2<

!SO;1
@AVE(!)
@!

!SO;1

(5.7)
where AVE is an average electric permittivity of the system and has the expression:
AVE =
Si + HK
2
(5.8)
Using Eqs. 5.6 and 5.7 we can find the square of the amplitude of the scattering
potential for the lowest mode at the interface between the semiconductor and the
channel as:
jA0j2 =
(nSO +
1
2  12)~!SO;1
2qA<

!SO;1
@AVE(!)
@!

!SO;1
 (5.9)
From Eqs. 5.1 (where we have to neglect the third right term, since we are analyz-
ing only the lowest mode) and 5.8 we obtain:
@AVE(!)
@!
=
0   i
1    !!TO;1 22

!
!2TO;1

(5.10)
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Remembering Eqs. 5.5, 5.9 and 5.10, and multiplying for a term A to have the
correct units, we can finally obtain:
SO;1(q; z) =
s
(nSO +
1
2  12)~!SO;1A
2q

1
i + Si
  1
0 + Si

e qz (5.11)
for the lowest SOph mode. Similarly, it is possible to find also the amplitude of the
scattering potential of the second lowest SOph mode, that is:
SO;2(q; z) =
s
(nSO +
1
2  12)~!SO;2A
2q

1
1 + Si
  1
i + Si

e qz (5.12)
SO;1(q; z) and SO;2(q; z) are the two-dimensional Fourier transform of the scat-
tering potential that has been defined in Eq. 3.22. This method is fully consistent
with the results obtained in [154, 48, 78].
Comparison with other authors
Before discussing the details of mobility modeling for a realistic gate stack
featuring an ITL, the HK dielectric and a metal gate, we show in Fig.5.2 the sim-
ulated effective mobility (e ) for an infinite HfO2 layer on top of a Si channel
without scattering from remote Coulomb centers and neglecting the coupling of
the SOph with electron gas in the inversion layer. The matrix elements for the
SOph scattering in such a simple situation (Eqs. 5.3–5.12) have a well established
formulation [148, 149]. However, the figure shows that calculations from different
authors (open symbols) disagree even in this simple situation, indicating that there
is still the need for a modeling based analysis of the importance of SOph scattering
in HK stacks. Good agreement is found between our model (filled squares) and
the curve obtained combining by means of the Matthiessen’s rule the experimen-
tal mobility curve for a SiO2 dielectric (NA=21016 cm 3 [47]) with the SOph
limited mobility computed in [133] (open circles).
Our calculations predict a less than 40% reduction of e with respect to the
universal curve when no ITL is present. As for the differences between our results
and the simulations reported in [48, 156, 157, 158], possible reasons are:
1. with respect to [156] we have a different treatment of the surface roughness
scattering mechanism; In fact, Fig. 5.3a shows that our results are close to
[156] at low Ninv, when plotted vs. the inversion density Ninv. Moreover,
Fig. 5.3b shows that our SOph limited mobility is close to the one reported
in [156] for a wide range of temperatures.
2. the model in [48] assumes a triangular well approximation whereas the actual
shape of the potential well may be critical because the scattering potential
has an exponential decay from the Si/dielectric interface [78].
3. the momentum-relaxation-time approximation for the calculation of e (as
in [48]), whose formulation and implementation is critical when considering
inelastic and anisotropic scattering mechanisms such as SOph.
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Figure 5.2: Simulated effective mobility vs. effective field for a gate stack con-
sisting of a thick layer of HfO2 without ITL as obtained from simulations in this
work (filled symbols, Eqs. 5.3–5.12) and in the literature [48, 157, 158, 156, 133].
The considered scattering mechanisms are: acoustic and optical phonons in the Si
substrate, surface roughness and soft optical phonons. Parameters for phonons and
surface roughness have been calibrated to reproduce the universal mobility curves
(dashed line in figure [47]) in SiO2/Si stacks [93, 78].
4. the free-electron gas approximation in [157], which overestimates SOph
scattering, since carriers are much closer to the interface than they are in
a model accounting for quantization. Indeed, in Fig. 5.4, the curve obtained
with our model without accounting for quantization in the calculation of the
SOph scattering rate (filled diamonds) is in good agreement with the results
of [157]. These results have been obtained by substituting the values of k2
and k1 in Eq. 3.21 with the classical solution of the Poisson Equation, i.e.
using:
(z) =
r
2eEe
KBT
e
 

eEez
KBT

(5.13)
that somehow turns off the quantization in the computation of the matrix
elements of the SOph scattering.
Fig. 5.5 shows the simulated electron and hole mobility in bulk devices ver-
sus the effective field Ee taking into account SOph scattering for various HK
dielectrics without ITL. The parameters of the SOph model are taken from [48]
and are shown in Tab. 5.1. In the n-MOS case (closed symbols) SOph scatter-
ing causes a large mobility reduction (up to about 40%), whereas in the p-MOS
case (open symbols) the effect is negligible, for HfO2, which instead produces the
largest mobility reduction in the n-MOS case.
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Figure 5.3: Simulated effective mobility for a gate stack consisting of a thick layer
of HfO2 without ITL. The considered scattering mechanisms are: acoustic and
optical phonons in the Si substrate, surface roughness and soft optical phonons.
Our simulations are directly compared with those of [156]. a) Effective mobility at
300 K as a function of the inversion charge density Ninv. b) Comparison between
the SOph limited mobility for the SOph of SiO2 and HfO2 , as a function of the
temperature (Ninv=21011 cm 2).
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Figure 5.4: Simulated effective mobility for a gate stack consisting of a thick layer
of HfO2 without ITL. The considered scattering mechanisms are: acoustic and
optical phonons in the Si substrate, surface roughness and soft optical phonons.
Results of [157] are compared with our results when the quantization is taken into
account (squares) or neglected (diamonds) in the matrix element computation.
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Figure 5.5: Simulated effective mobility vs. effective field taking into account the
SOph scattering mechanism for various HK dielectrics without ITL. Results for
electron (filled symbols) and hole (open symbols) inversion layers are shown, with
doping NA=31017 cm 3 and ND=2:7 1017 cm 3, respectively. Scattering
mechanisms are the same as in Fig. 5.2. The dot-dashed line shows the mobility
degradation obtained accounting only for the lowest SOph of the HfO2.
In the pMOS case the effect of the SOph on the mobility is much smaller for
several reasons. Firstly because the mobility without SOph is much lower than in
the nMOS case, so that the additional scattering mechanism plays a minor role.
Secondly, the SOph limited mobility is larger in pMOS than in nMOS. In fact,
the matrix element contains terms in the form exp( qz) where q is the exchanged
wave-vector (see Eqs. 5.11 and 5.12). Trying to simplify the picture, we can as-
sume that the transitions involve carriers only at the Fermi electron surface (or
curve, since the Gas is 2D). The curvature of the E k relationship for holes is
much smaller than for electrons, meaning that the q of the transitions is larger than
in the nMOS case. The transitions with larger q are those affecting the mobility the
most, since they strongly change the wave vector k. However, the term exp( qz)
in the scattering matrix element of the SOph decreases with the increasing of q,
leading to a reduced influence of the SOph scattering mechanism on the overall
mobility. In the same spirit, this explains why SOph becomes very relevant in
high mobility (and low transport mass) materials such as III-V [159] and graphene
[160].
Moreover, the dot-dashed line in Fig. 5.5 is obtained for the HfO2 n-MOS case,
in which only the effect of the first lowest SOph is accounted for. We can see that
the effect of the second lowest SOph (Eqs. 5.4 and 5.12) is modest for HfO2 and
can be safely neglected.
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Figure 5.6: Sketch of a realistic gate stack structure and definition of the symbols
used in the text. The dielectric constant of the various layers is also indicated.
5.2.3 SOph scattering in MG/HK/ITL structures
The perturbation potential for SOph scattering in a gate stack featuring a SiO2
ITL, the HK dielectric and an ideal metal gate (see Fig. 5.6) has been computed
following the approach in [48].
In principle, all remote phonon modes that originate in both the HK and the
ITLmaterial should be considered. However, an analytic expression for the phonon
energy dispersion is possible only if we consider a single phonon. It is expected that
the HK modes are predominant due to the larger dielectric permittivity compared
to the SiO2 ITL. Moreover, Fig. 5.5 shows that the effect of the second lowest
SOph can be neglected even in that simplified structure. Indeed, the low energy
modes are those that affect the mobility the most, because their energy is closer to
the thermal carrier energy. We thus conclude that the effect of the second lowest
SOph can be safely neglected in a structure as the one in Fig. 5.6. Therefore, the
dielectric constants of the ITL and of the Si channel are set to their low frequency
values and only the lowest mode (TO1) in the HK layer has been taken into account
simplifying Eq. 5.1 as:
HK(!) = i +
0   i
1  ( !!TO;1 )2
(5.14)
where 0, i and !TO;1 are the electric permittivity of the HK material at low and
intermediate frequency and the energy of the lowest phonon mode, respectively.
The expression of the perturbation potential SO;i(q; z) in the generic i-th layer
(namely Si, ITL or HK layer, see Fig.5.6) is [48, 154, 78]:
SO;i(q; z) = Ai;1e
 qz +Ai;2eqz (5.15)
where Ai;1 and Ai;2 are two constants to be determined imposing the continuity
of the potential SO(q; z) and of the electric displacement field @(q; z)=@z at
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the ITL/HK and Si/ITL interfaces. At the HK/MG interface we have imposed
SO(q; z= tITL tHK)=0, thus considering the metal gate as an ideal conductor.
Imposing that the determinant of the corresponding linear system of equations, that
is:8>>>><>>>>:
AHK;1e
 q(tITL+tHK) +AHK;2eq(tITL+tHK) = 0
AHK;1e
 qtITL +AHK;2eqtITL = AITL;1e qtITL +AITL;2eqtITL
AITL;1 +AITL;2 = ASi;1
HK(AHK;1e
 qtITL  AHK;2eqtITL) = ITL(AITL;1e qtITL  AITL;2eqtITL)
ITL(AITL;1  AITL;2) =  SiASi;1
(5.16)
is zero, we determine the angular frequency of the resulting SOph mode as a func-
tion of the magnitude q of the exchanged wave-vector, that is [154, 78]:
!SO(q) = !TO;1
s
   0ITL
   iITL
(5.17)
where:
 =

1  e 2qtHK
1 + e 2qtHK
"
1  ITL+SiITL Si e2qtITL
1 + ITL+SiITL Si e
2qtITL
#
(5.18)
while the other symbols are defined in Fig. 5.6. Fig. 5.7 shows the modes orig-
inating from a complete numerical solution (explained in App. C) obtained ac-
counting for the TO1 and TO2 modes in both the HK and the ITL layers, and
with tITL=1 nm and tHK=5 nm. The two TO modes in the ITL produce four
branches, whereas the two TO modes in the HK produce two additional branches
[145]. However, Fig. 5.7 shows that the other remote phonon modes have a large
energy, meaning that their effect on the mobility is less pronounced. The approx-
imated dispersion relationship in Eq. 5.17 is compared in Fig. 5.8 with the lowest
mode of the complete numerical solution, for various values of the tITL. Fig. 5.9
shows the same comparison as in Fig. 5.8, but for various values of the tHK. We see
that Eq. 5.17 reproduces well the features of the lowest mode in the full numerical
solution.
Proceeding in a similar way as in Sec. 5.2.2, we equate the classical and the
quantum mechanical phonon energy (as in [48]), and we express the classical elec-
tromagnetic wave as in Eq. 5.7. Thus, the amplitude of the perturbation potential
in the Si channel is found to be [154, 48, 78]:
SO(q; z) =
s
~!SOA
2q

1
i + 
  1
0 + 

e qz (5.19)
where:
 =

ITL   Si
2ITL
2
e 2qtITL + (5.20)
+

ITL + Si
2ITL
2
e2qtITL + 2
2ITL   2Si
(2ITL)2

1 + e 2qtHK
1  e 2qtHK
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Figure 5.7: Modes of the full dispersion relationship of the SOph modes in stacks
featuring an HfO2 high-k layer with tITL=1 nm (SiO2) and tHK=5 nm. The nu-
merical model accounts for the two TO modes in the ITL as well as the two TO
modes in the high-k layer. .
Figure 5.8: Open symbols: lowest mode of the full dispersion relationship of the
SOph modes in stacks featuring an HfO2 high-k layer with tHK=5 nm and various
values of tITL. The numerical model accounts for the two TO modes in the ITL
as well as the two TO modes in the high-k layer. Closed symbols: lowest mode
(originating from the TO1 mode in the HfO2) as obtained from Eq.5.17. Similar
results have been found over a wide range of tHK values
.
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Figure 5.9: Same as in Fig. 5.8, but for different tHK and fixed tITL.
and:
 =
(ITL + Si)
2
4ITL
e2qtITL   (ITL   Si)
2
4ITL
e 2qtITL + Si (5.21)
The q dependence of !SO (and thus of the phonon energy) significantly com-
plicates the computation of the state-after-scattering in the MSMC. In the follow-
ing we will use an effective average phonon energy ~!SO;ave (averaged over the
0:01 nm 1<q<12 nm 1 interval) in the computation of the state-after-scattering.
Fig. 5.10 reports simulations performed using the full !SO(q) relationship in the
computation of the state-after-scattering, instead of !SO;ave, showing that the ap-
proximation of a q independent phonon energy has a negligible influence on e ,
whereas the simulation time can be 10 times shorter.
Fig.5.10 also shows the effect of the ITL thickness on e : when tITL becomes
larger than about 2 nm, the mobility reduction due to SOph vanishes. While the
effect of tITL on e is significant, Fig. 5.11 shows that the impact of tHK is very
weak when tHK>2 nm. Otherwise the screening induced by the metal gate reduces
the perturbation potential of the SOph, increasing the mobility. Notice that in the
simulations of Figs. 5.10 and 5.11 the effect of SOph is magnified by the fact of
neglecting Coulomb scattering due to ionized dopants in the channel (the dominant
mechanism at low inversion charge).
5.3 Modeling RemQ scattering
The perturbation potential of the RemQ scattering strongly depends on the
thickness and on the dielectric constant of the materials in the gate stack as well
as on the screening produced by the metal gate and by the inversion layer [106].
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Figure 5.10: Simulated effect of tITL on the effective mobility when SOph scat-
tering is considered in addition to Si phonons and surface roughness. Bulk device
with doping NA=31017 cm 3 and tHK=5 nm (HfO2). Closed symbols: !SO;ave
used in the determination of the state-after-scattering averaged in the range of q
from 0:01 nm 1 to 12 nm 1. Open symbols: !SO(q) (Eq.5.17) is used.
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Figure 5.11: Simulated effect of tHK on the effective mobility when SOph scat-
tering is considered in addition to Si phonons and surface roughness. Bulk device
with doping NA=31017 cm 3 and tHK=5 nm (HfO2).
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In this work we have first calculated the scattering potential produced by a point
charge accounting only for the metal gate screening.
The potential produced by a point charge placed at the position (0,0,z0) can be
found by solving the two-dimensional transformed Poisson equation, that is:
@2
@z2
  q2

(q; z) =  e

(z   z0) (5.22)
Eq. 5.22 is a particular version of the Poisson equation, in which we have applied
the spatial Fourier transform in the transport plane normal to the vertical direction
z. We consider a one-dimensional problem since, as already said, each x section is
represented as a MOS infinitely long and large (with no electric field applied in the
transport plane). Thus the problem is uniform in the x and y directions.
The general solution of the Eq. 5.22, which is the unscreened scattering poten-
tial in the i-th layer of the stack (namely the Si, ITL or HK layer, see Fig.5.6) is
given by [106, 161, 78]:
RemQ;i(q; z; z0) =
e
2iq
e qjz z0j +Bi;1e q z +Bi;2eq z (5.23)
where Bi;1 and Bi;2 are two constants to be determined. In the Si substrate we
have Bi;2=0, whereas in the high- layer a relation between the two constants is
obtained by setting (q; z; z0)=0 at the HK to metal gate interface. Due to this
boundary condition, the mobility depends on the HK layer thickness. Comparing
the mobility obtained assuming an infinitely thick HK material with a case with a
negligible thickness of the HK material, we verified that this boundary condition
does not affect too much the mobility in realistic devices. In this respect, Fig. 5.12
shows the electron mobility for the device in [31] with tITL=1 nm, for different
values of the high-k dielectric thickness tHK between 2 nm and 10 nm. We can see
that the ideal screening of the gate can enhance the mobility up to 10% in real de-
vices, thus confirming the validity our models. The four remaining constants in the
HK, ITL and Si region are determined by imposing the continuity of the potential
(q; z; z0) and of the electric displacement field @(q; z)=@z at the ITL/HK and
SI/ITL interfaces [106]. The matrix elementMi;j(q; z0) (for a fixed charge at the
position (0,0,z0)) is then obtained using Eq. 3.21, as:
Mi;j(q; z0) =
e
A
Z 1
0
j(z)RemQ(q; z; z0)i(z)dz (5.24)
Since the positions of the charges are assumed to be uncorrelated, the overall matrix
element accountong for all the Coulomb centers in the device can be expressed as:
jMi;j(q)j2 ' A
Z 1
 tITL tHK
Nz0 jMi;j(q; z0)j2dz0 (5.25)
where Nz0 is the concentration of fixed charges at the coordinate z0. In detail, we
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Figure 5.12: Electron mobility vs. effective field for the bulk device in [31] with
tITL=1 nm and tHK=3 nm at T=300 K. The value of the high-k dielectric thick-
ness tHK is assumed to vary between 2 nm and 10 nm in the simulations. The
phonons are calibrated as in Fig. 3.8. The NSi=SiO2 is 21010 cm 2. The  for
the surface roughness is 0:5 nm, while  is the same as in Tab. 3.1.
obtain:
jMi;j(q)j2 ' A
Z  tITL
 tHK
NHKjMi;j(q; z0)j2dz0 +
+ A NITL=HKjMi;j(q; z0 =  tITL)j2 +
+ A
Z 0
 tITL
NITLjMi;j(q; z0)j2dz0 +
+ A NSi=ITLjMi;j(q; z0 = 0)j2 +
+ A
Z 1
0
NAjMi;j(q; z0)j2dz0 (5.26)
It is woth noting that NHK, NITL and NA are volumetric concentrations, while
NITL=HK and NSi=ITL are areal densities.
Finally, we have used the scalar dielectric function approach to include the
screening of the intra-subband transitions produced by the inversion charge [78]:
jM scri;i (q)j2 =
jMi;i(q)j2
(q)2
(5.27)
where M scri;i (q) is the screened matrix element in the i-th subband and (q) is the
dielectric function [78, 106]. We have shown in Chap. 4 that this simplified model
for the screening can be safely used in bulk structures [162].
As a sample result, Fig. 5.13 shows the effect on the electron mobility of the
ITL thickness, considering a layer of fixed charge at the HfO2/SiO2 interface with
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Figure 5.13: Simulated effect of tITL on the electron mobility when remote
Coulomb scattering is activated (in addition to Si phonons and surface roughness
calibrated as in Fig. 3.8). The charge (1:21013 cm 2) is placed at the SiO2/HfO2
interface. Bulk device with NA=31017 cm 3 and tHK=4 nm.
density equal to 1:21013 cm 2 (see Fig. 5.15). The mobility reduction induced
by the fixed charge increases for decreasing tITL because the charge gets closer to
the channel.
Fig. 5.14 show the effect on the electron mobility of the HK layer thickness,
considering again a layer of fixed charge at the HfO2/SiO2 interface with density
equal to 1:21013cm 2. Differently from the SOph case, the mobility is also sen-
sitive to the HK layer thickness tHK, since a thinner HK layer leads to a better
screening produced by the metal gate.
However, the mobility dependence on tITL and tHK of Figs. 5.10 and 5.11 is
magnified by the fact that no charges at the Si/ITL have been assumed. In fact,
Fig. 5.12, that has been obtained with a realistic value of NSi=ITL of a modern
MOSFET, shows that in fact, the presence of the metal gate deas not affect signifi-
cantly the mobility.
5.4 Modeling DipQ scattering
The two-dimensional transformed Poisson equation describing the perturbation
potential of one of the vertical dipoles in Fig. 5.15 is:
@2
@z2
  q2

(q; z) =  e

[(z   zq1)  (z   (zq1 + ddipQ))] (5.28)
Due to the linearity of the laplacian operator, the solution of Eq. 5.28 can be found
by applying the superposition principle. Thus, the solution of Eq. 5.28 is the sum
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Figure 5.14: Same as in Fig. 5.13, but for varying tHK with a fixed tITL.
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Figure 5.15: The considered positions (A, B, C) for the dipole, for the RemQ and
Si/ITL charges at the interfaces are shown. The  tITL is equal to the positions zq1
and zq2 in the configuration A and C, respectively. In the configuration B, instead,
the charges q1 and q2 are placed at  tITL  ddipQ2 .
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of the transformed scattering potentials of the single charges (Eq. 5.23) constituting
the dipole, as:
DipQ(q; z) =
e
2qSi
e qjz zq1j(1  e qddipQ) +Bqe qz (5.29)
where ddipQ is the distance between the charges q1 (placed at zq1) and q2 of the
dipole (see Fig. 5.15); Bq is a new constant stemming from the sum of the scatter-
ing potentials of the charges q1 and q2 of the dipole that can be expressed in terms
of the Bqi;1 coefficients in Eq. 5.23 as:
Bq = Bq1;1  Bq2;1 (5.30)
After using Eq. 3.19, which gives the matrix element assuming a single dipole
M singlei;j (q), the overall matrix element for the DipQ scattering can be obtained as:
jMi;j(q)j2 ' ANdipQjM singlei;j (q)j2 (5.31)
As in the RemQ case, the screening produced by the inversion layer has been
included in the evaluation of the scattering rate by using Eq. 5.27.
As a sample result, Fig. 5.16 shows the effect on the electron mobility of the
distance between the charges of the dipole ddipQ, considering a layer of dipoles at
the HfO2/SiO2 interface with density equal to 11015 cm 2. The dipole in figure
has one charge at the ITL/HK interface and the other one inside the HK layer. (A-
position in Fig. 5.6). The mobility reduction induced by the fixed charge increases
for decreasing tITL because the charge gets closer to the channel. The results are in
between the case with ddipQ=0 (the effect of one charge is cancelled by the other
one) and ddipQ=tHK (corresponding to the mobility degradation produced by the
RemQ mechanism since q2 is completely screened by the metal gate).
5.5 Comparison with experimental mobility data
In this section we compare a large number of experimental mobility data for
HfO2 gate stacks (see Tab. 5.2) with MSMC simulations in order to assess the
effect of the SOph, RemQ and DipQ scattering when simulating realistic n- and
p-MOSFET devices fabricated by different companies and labs.
5.5.1 Calibration of the models
In Sec. 3.3, the simulation models had been calibrated on the universal mobility
curves [47], as described in [93, 100].
However, the reference devices with SiO2 dielectric corresponding to the Bulk-
A, Bulk-C and Bulk-D devices (see [31, 164, 30]) exhibit lower mobility than the
universal curves. Thus, before simulating the corresponding transistors featuring
HfO2, we calibrated the parameters NSi=SiO2 , SR and SR on the specific SiO2
reference devices.
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Figure 5.16: Simulated effect of ddipQ on the electron mobility when DipQ is ac-
tivated (in addition to Si phonons, surface roughness and SOph scattering mecha-
nisms). The DipQ (11015 cm 2) is placed in the A-position (see Fig. 5.15), close
to the SiO2/HfO2 interface. Bulk device with NA=21017 cm 3, tITL=1 nm and
tHK=3 nm.
channel
from tITL tHK doping type
(nm) (nm) (cm 3)
nBulk-A [31] 1 - 2 3 21017 n-bulk
pBulk-A p-bulk
nBulk-B [163] 1 1:6 - 3 31017 n-bulk
nBulk-C [164] 0:8 3 11017 n-bulk
nBulk-D [30] 1 2:54 21017 n-bulk
nSG-E this work 0:9 3 11015 n-SG-SOI
pSG-E p-SG-SOI
Table 5.2: Summary of the devices simulated in this work. The experimental data
for the bulk devices are taken from literature, whereas the SG-SOI devices have
been measured in this work.
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Figure 5.17: Calibration of the MSMC model (filled symbols) on the refer-
ence bulk SiO2 device (tSiO2=2:5 nm, NA=21017 cm 3) with TiN gate of the
nBulk-A devices of [31] (open symbols). The charge at the Si/SiO2 interface is
2:51012 cm 2. The r.m.s. value of the surface roughness spectrum (gaussian)
has been reduced to 0:5 nm from the 0:62 nm used to reproduce the universal
curve [93].
Fig. 5.17 shows the calibration on the SiO2 control of the nBulk-A devices of
[31]. Starting from the set of parameters that reproduces the universal mobility
curves of [47] with SiO2 (see [93]), and following an empirical approach, we have
slightly decreased the r.m.s. value of the surface roughness, based on the obser-
vation that the slope of mobility of the metal gate devices in [31] is lower than
the universal curve (that refers to Poly-Si gate) for large Ee . Then, we have ad-
justed the concentration of interface states at the Si/SiO2 interface, obtaining the
good agreement with the experiments at room and low temperature reported in
Fig. 5.17. We have proceded in a similar way for the SiO2 control of the pBulk-A
devices (Fig. 5.18).
The calibration for the nBulk-C and nBulk-D cases is shown in Fig. 5.19 and
5.20, respectively (open circles vs. dashed line).
For the Bulk-B devices, instead, the SiO2 reference device was not available.
However, the nBulk-A and the nBulk-B devices have the same channel doping con-
centration and the same gate stack. So, for the purpose of calibration in this case,
we compared the experimental mobility data of the HK devices with tITL=1 nm
and tHK=3 nm in [31] (nBulk-A) with the device in [163] (nBulk-B) and we at-
tributed the discrepancy in terms of mobility to the quality of the Si/ITL interface.
The two specified devices have a similar mobility at high effective field. Thus,
for the simulations of the nBulk-B devices we use a value of the SR parameter
(SR=0:55 nm) similar to the one used in the simulation of the nBulk-A devices
(SR=0:50 nm), that is lower than theSR=0:62 nm reproducing universal curves
(Tab. 3.1). Moreover, the nBulk-B device has a higher peak mobility which sug-
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Figure 5.18: Calibration of theMSMCmodel (filled symbols) on the reference bulk
SiO2 device (tSiO2=2:5 nm,NA=21017 cm 3) with TiN gate of the pBulk-A de-
vices of [31] (open symbols). The charge at the Si/SiO2 interface is 51011 cm 2.
The values of the surface roughness spectrum (exponential) areSR=0:52 nm and
SR=2:0 nm.
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Figure 5.19: Calibration of the MSMC model (filled symbols) on the reference
bulk SiO2 device (NA=31017 cm 3) with Poly-Si gate of the nBulk-C devices
of [164] (open symbols). The charge at the Si/SiO2 interface is 5:21011 cm 2.
The r.m.s. value of the surface roughness spectrum has been augmented to 0:7 nm
from the 0:62 nm used to reproduce the universal curve. The curve from [47] refers
to a channel doping of 31017 cm 3.
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Figure 5.20: Calibration of the MSMC model (filled symbols) on the reference
bulk SiO2 device (NA=31017 cm 3) with TiN gate of the nBulk-D devices of
[164] (open symbols). The charge at the Si/SiO2 interface is 1:51012 cm 2. The
r.m.s. value of the surface roughness spectrum is 0:62 nm, as the one used to
reproduce the universal curve. The curve from [47] refers to a channel doping of
31017 cm 3.
gests a lower density of charged states at the Si/ITL interface. For these reasons,
the simulations of the nBulk-B devices were performed using a very small concen-
tration NSi=SiO2=21010 cm 2 (the same as in Tab. 3.1 for the devices in [47]).
Finally, for the SG-E devices, we calibrated the simulators for n- and p-MOSFETs
on the universal mobility curves of [47] (using the parameter values in Tab. 3.1)
since SiO2 control devices were not available, but the same fabrication process
produces bulk devices with mobility close to the universal curves [165].
For the sake of clarity, Tab. 5.3 summarizes the calibration parameters used for
each set of devices.
5.5.2 Effect of the SOph and RemQ scattering
LETI data
The models described in Secs. 5.2.3 and 5.3 have been firstly used to simu-
late the nBulk-A and pBulk-A devices measured in [31]. After having calibrated
the simulator on the correspondent SiO2 reference device (previous section), we
have considered the devices featuring a HfO2 dielectric. Fig.5.21 shows that SOph
scattering has a very weak influence on e . In fact the e reduction observed
in Fig.5.10, for devices without ITL and with no Si/SiO2 charges, is here masked
by the lower mobility of the SiO2 control, due to Coulomb centers in the doped Si
substrate and at the Si/SiO2 interface.
In order to reproduce the mobility reduction induced by the high-, we have to
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NSi=SiO2 SR SR
(cm 2) (nm) (nm)
nBulk-A 2:51012 0:50 1:0
pBulk-A 51011 0:52 2:0
nBulk-B 21010 0:55 1:0
nBulk-C 5:21011 0:70 1:0
nBulk-D 2:51012 0:62 1:0
nSG-E 21010 0:62 1:0
pSG-E 21010 0:56 2:6
Table 5.3: Summary of the parameters used to simulate the devices in Tab. 5.2
which have been found calibrating the simulations on the respective SiO2 control
devices (Figs. 5.17, 5.18, 5.19 and 5.20).
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Figure 5.21: Mobility from MSMC simulations with SOph scattering (filled sym-
bols) vs. experimental data of the nBulk-A devices [31] for HfO2 stacks with
different tITL. Temperature is 300 K.
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Figure 5.22: Mobility from MSMC simulations with SOph and RemQ
(NITL=HK=91013 cm 2) scattering (filled symbols) vs. experimental data of the
nBulk-A devices [31] for HfO2 stacks with different tITL. Temperature is 300 K.
activate the RemQ scattering mechanism, assuming a large concentration of charge
at the ITL/HfO2 interface which is equal to NITL=HK=91013 cm 2, as shown in
Figs.5.22 and 5.23. These findings confirm the results obtained in [31] for the n-
MOS, where the NITL=HK was estimated to be 71013 cm 2 using a 2 subband
momentum relaxation time model for RemQ.
We have proceded in a similar way for the p-MOS case. Starting with the
simulator calibrated on the mobility curve of the SiO2 control p-MOS device of
[31] (Fig. 5.18 dashed line in Fig.5.24), the SOph of HfO2 have been activated but
Fig.5.24 shows that the mobility reduction is much smaller than in the experiments
for HfO2 devices. The hole mobility reduction induced by the HK measured on
the pMOS-A devices of [31] can be reproduced with the same large charge con-
centration at the ITL/HK interface (see in Fig.5.24) necessary in the n-MOS de-
vices (Fig. 5.22). Thus we can conclude that the experimental mobility reduction
induced by the high-k dielectric can be reproduced by using the same concentra-
tion of charges for the nMOS and pMOS transistors (NITL=HK=91013 cm 2),
whereas SOph alone have a negligible impact on the mobility.
Here we extend the analysis to data from different sources in order to assess
the effect of SOph and RemQ and the general validity of the previous findings in
many realistic devices.
Tyndall data
Fig. 5.25 shows simulations of the nBulk-B devices [163]. SOph scattering
has a very weak influence on e for the HfO2 samples, as for the devices in
[31] as seen in the previous paragraph. The figure also reports the curve obtained
accounting for the RemQ mechanism, that approaches the experimental mobility
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Figure 5.23: Same as in Fig. 5.22, but for a temperature of 100 K.
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Figure 5.24: Comparison between simulated hole mobility accounting for SOph
mechanism (filled squares), for the SOph plus RemQ (NITL=HK=91013 cm 2,
filled circles) and experimental data (open circles) for the pBulk-A device
with tITL=1 nm and tHK=3 nm in [31]. The doping of the devices is
ND=21017 cm 3.
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Figure 5.25: Comparison between simulated electron mobility accounting for the
SOph and RemQ (NITL=HK=11014 cm 2) mechanisms (filled symbols) and
experimental data (open symbols) for the HfO2 devices with tHK=1:6 nm and
tHK=3 nm in [163] (tITL=1 nm). The scattering mechanisms explained in Sec. 3.2
are active in all the MSMC curves. The curve from [47] refers to a channel doping
of 31017 cm 3.
by assuming a concentration of RemQ centersNITL=HK=1014 cm 2, which is very
close to the one assumed in the nBulk-A and pBulk-A transistors.
IBM data
Concerning the nBulk-C devices, Fig. 5.26 shows that, when activating the
HfO2 SOph scattering mechanism only (filled squares), results are far from the
experimental data. Once again, in order to reproduce the experimental mobility
reduction, we have to activate the RemQ mechanism, assuming a charge density of
at the ITL/HK interfaceNITL=HK=41013 cm 2 which is fairly close to the value
used for the nBulk-A, pBulk-A and nBulk-B devices.
Intel data
The simulation of the nBulk-D device (ref. [30]) has been slightly more com-
plicated. In fact the tITL value was not available, whereas the EOT was given
instead. We have assumed a realistic value for the tITL, namely 1 nm, and we thus
obtained the tHK (2:54 nm) from the EOT (assuming SiO2=3:9 and HfO2=22).
Fig.5.27 shows that, once again, SOph scattering has a very weak influence on e
while a large concentration of fixed charges at the ITL/HK interface helps approach
the experimental mobility curve. Also for this device, the concentration of RemQ
scattering centers (NITL=HK=51013 cm 2) is close to the value used to repro-
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Figure 5.26: Comparison between simulated electron mobility accounting
for the SOph mechanism (filled squares), for the SOph and the RemQ
(NITL=HK=41013 cm 2) mechanisms (filled circles) and experimental data of
[164] (solid line). HfO2 devices with tITL=0:8 nm and tHK=3 nm. The scattering
mechanisms explained in Sec. 3.2 are active in all the MSMC curves.
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Figure 5.27: Comparison between simulated electron mobility accounting
for the SOph mechanism (filled squares), for the SOph and the RemQ
(NITL=HK=51013 cm 2) mechanisms (filled circles) and experimental data of
[30] (solid line). The scattering mechanisms explained in Sec. 3.2 are active in all
the MSMC curves.
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Figure 5.28: Comparison between the simulated electron mobility accounting for
the SOph mechanism (squares), for the SOph and the RemQ mechanisms (cir-
cles) and experimental data (solid line) for undoped 12 nm thick SG-SOI n-
device (nSG-E) with tITL=0:9 nm (SiO2), tHK=3 nm (HfO2) and metal gate.
The curves obtained excluding SOph and RemQ scattering mechanisms (trian-
gles) are also shown. When the RemQ is actived, the concentration of charges
is NITL=HK=31013 cm 2.
duce the measurements of the n- and pBulk-A, nBulk-B and nBulk-C devices in
the previous paragraphs.
ST data
We have also analyzed SG-SOI n- and p-MOS devices to assess if a different
electrostatic configuration, as the one in an SOI substrate, can change the effect of
SOph and RemQ scattering mechanisms on the mobility. To this purpose, we have
measured SG-SOI MOSFETs fabricated by ST Microelectronics Crolles with an
undoped 12 nm thick Si channel (nSG-E and pSG-E). Figs. 5.28 and 5.29 compare
measurements and simulation results accounting for SOph scattering whose effect
is almost negligible, giving a mobility close to the universal curve for both the n-
and p-MOSFETs, whereas the experimental mobility reduction with respect to the
universal curves is significant. The same figure shows that, in order to approach
the experimental mobility of the SG-SOI devices, RemQ densities of 31013 cm 2
and 61013 cm 2 are needed in the n- and p-MOS case, respectively. These values
are once again consistent with those used for the simulations of the samples in the
previous cases.
98
5.5. Comparison with experimental mobility data
0.1 1
E
eff (MV/cm)
102
µ e
ff 
(cm
2 /V
s)
w/o SOph
w SOph
w SOph+RemQ
Lines:Exp.pSG-E
Symbols:MSMC
T=300K [Tak]
pMOS
Figure 5.29: Same as in Fig. 5.28, but for the p-MOSFET (pSG-E). When the
RemQ is actived, the concentration of charges is NITL=HK=61013 cm 2.
Other dielectrics
To show that the previous results are not peculiar to HfO2 gate stack, we con-
sider here other materials. Since the mobility reduction associated to SOph scatter-
ing mechanism is almost negligible, we can safely decide to neglect this scattering
mechanism in the following simulations.
Fig. 5.30 shows the simulation of an undoped 10 nm thick SG-SOI transis-
tor featuring a 2:5 nm thick HfSiON gate dielectric with tITL=1 nm [165]. The
same figure shows also the simulation of a bulk device featuring HfZrO2 (tHK is
2:5 nm). The channel doping of the bulk device is 41017 cm 3 and the tITL
value is 0:7 nm. We have calibrated our simulator as done for the nSG-E de-
vice, since all these devices have a similar fabrication process. We observe that
the experimental data is reproduced assuming a concentration of RemQ charges
NITL=HK=21013 cm 2 andNITL=HK=31013 cm 2 for the HfSiON and HfZrO2
devices, respectively.
The concentration of charges that has to be assumed in order to reproduce ex-
perimental data for HfSiON and HfZrO2 devices are very similar to those assumed
for the HfO2 devices, thus confirming that the results of this analysis are of general
relevance for HK devices.
5.5.3 Effect of the correlation between the charges
We have seen that very large concentrations of Coulomb centers in the gate
stack are needed in order to reproduce the experimental data.
With such concentrations of charges, the scattering potentials of the single
charge (Eq. 5.23) can not be considered uncorrelated from each other due to the
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Figure 5.30: Comparison between simulated electron mobility accounting for the
RemQ mechanism and experimental data for undoped 10 nm thick SG-SOI featur-
ing HfSiON (open circles) and for a bulk device featuring HfZrO2. The channel
doping of the HfZrO2 bulk devices is 41017 cm 3.
proximity of the charges. In this condition, Eq. 5.25 may become unreliable and,
according to the model presented in [166], it should be more appropriate to use:
jMi;j(q)j2 ' 1
A
jMi;j(q; z0)j2Nz0

1  2CFJ1(qRc)
qRc

(5.32)
where J1 is the first order Bessel function, CF is the correlation of the scattering
potential between two adiacent Coulomb charges andRc is a critical radius defined
as:
Rc =
s
CF
Nz0
(5.33)
Fig. 5.31 shows the mobility dependence on the Correlation Factor (CF ) be-
tween the charges at the ITL/HK interface. The simulated curves are obtained as-
suming no correlation (CF=0:0), partial correlation between the charges (CF=0:5)
and total correlation between the charges (CF=1:0). We can see that the larger is
the CF value, the lower is the effect of the RemQ charges on the mobility.
Finally, Fig. 5.32 shows the RemQ density that inserted in the model repro-
duce the experimental data of the devices in [31] at T=300 K as a function of the
Correlation Factor CF . We can see that if we take into account the correlation, the
RemQ density needed to reproduce the experimental data increases significantly
for values of the CF larger than 0:5, and eventually diverge for values of the CF
close to 1.
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Figure 5.31: Electron mobility vs. effective field for the nBulk-A device with
tITL=1 nm and tHK=3 nm at T=300 K, for different values of the correlation
factor (CF ) between the RemQ charges. The RemQ density is the one allow-
ing to reproduce experimental data (NITL=HK=91013 cm 2) with CF=0 as in
Fig. 5.22.
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Figure 5.32: The concentration of RemQ charges needed to reproduce experimen-
tal data as a function of the Correlation Factor. The experimental data is taken from
the nBulk-A device with tITL=1 nm and tHK=3 nm at T=300 K.
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Figure 5.33: Average number of the electron Nav as a function of the vertical
coordinate z. Simulated data from [55].
5.5.4 Effect of the DipQ scattering
Assessement from ab initio simulations
Recent ab initio studies concerning the HfO2/SiO2 interface have tried to assess
the features of the dipole originating at that interface. From [55], we can extract the
concentration and the distance between the dipole charges close to 2:81014 cm 2
and 0:175 nm, respectively. Fig. 5.33 shows the ab initio simulation results from
[55] and the way we performed the extraction of the NdipQ and ddipQ from the
simulated data of [55].
However, Fig. 5.34 clearly shows that the experimental mobility of the nBulk-
A devices cannot be reproduced by simulation if we take into account the presence
of the dipoles with the parameters suggested in [55], in addition to the SOph scat-
tering mechanism. The situation is better evidenced in Fig. 5.35, where the simula-
tion of the nBulk-A devices accounting for SOph and the DipQ (same parameters
as in Fig. 5.34) is performed at T=100 K. The same holds for the other devices
considered in this study (not shown).
Much larger DipQ concentrations and dipole distances than the one in Figs. 5.34
and 5.35 are needed to reproduce the experimental data.
Assessement from the density of HfO2 atoms
The density of the dHfO2 of the HfO2 is 9:68 g/cm
3. The molar mass (Mmol)
of this dielectric is 210:49 g/mol. From the molar mass we can find the molecular
mass of the HfO2 mmol, which is:
mmol =
Mmol
NA
=
210:49 g=mol
6:022 10 23 mol 1 = 9:495 10
 22 g (5.34)
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Figure 5.34: Comparison between simulated and experimental [31] electron mo-
bility versus the effective field for 3 nm thick HfO2 devices with tITL=1 nm and
tITL=2 nm at T=300 K. Simulations have been obtained accounting for SOph and
DipQ scattering mechanisms, as well as the mechanisms explained in Sec. 3.2. The
concentration of the DipQ centres is NdipQ=2:81014 cm 2 ddipQ=0:175 nm
[55]. The experimental and simulated SiO2 reference of [31] are also shown (solid
and dashed lines, respectively).
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Figure 5.35: Same as Fig. 5.34, but for a temperature of 100 K.
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Figure 5.36: Simulated electron mobility versus the effective field for the nBulk-
A device with tITL=1 nm and tHK=3 nm of [31]. The curves obtained with or
without the RemQ scattering and the experimental data of [31] are also shown.
The concentration of the DipQ or the RemQ centres is 11015 cm 2.
whereNA is the Avogadro constant. Then, we can obtain the molecolar concentra-
tion of the HfO2 N3D by means of:
N3D =
dHfO2
mmol
=
9:68 gcm 3
9:495 10 22 g = 2:769 10
22 cm 3 (5.35)
From CND we can easily obtain the average distance between two molecules lmol:
lmol =
1
3
p
N3D
=
1
3
p
2:769 1022 cm 3 = 3:3 10
 8 cm = 0:33 nm (5.36)
From Eq. 5.36 and from the fact that the the HfO2 lattice is cubic we finally find
the areal concentration of the HfO2 molecules:
N2D =
1
l2mol
=
1
(3:3 10 8 cm)2 = 9:153 10
14 cm 2 (5.37)
The other value we need is the distance between two atoms of the HfO2 molecule.
From the literature, this value is about 0:2 nm. This is a reasonable value, since it
has to be slightly smaller than the distance between two atoms of the HfO2 lmol,
that has been found in Eq. 5.36.
Fig. 5.36 analyzes the effect of dipole charge distance ddipQ on the simulated
electron mobility for dipoles having one charge at the ITL/HK interface and the
other one inside the HK layer. (A-position in Fig. 5.6). The results are in be-
tween the case with ddipQ=0 (the effect of one charge is cancelled by the other
one) and ddipQ=tHK (corresponding to the mobility degradation produced by the
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RemQmechanism since q2 is completely screened because it has reached the metal
gate). For NdipQ=1015 cm 2, the value ddipQ=1 nm allows us to reproduce the
experimental data of the nBulk-A device of [31].
Fig. 5.36 clearly shows that a layer of dipoles with concentration as N2D in
Eq. 5.37, and distance ddipQ as lmol in Eq. 5.36 has a negligible effect on the
electron mobility.
5.6 Threshold voltage shift
In the previous section we have seen that large amounts of charges (sheets or
dipoles) in the gate stack have to be assumed in order to reproduce the experimental
data. Obviously, such densities of charges are expected to produce large threshold
voltage shifts. In this subsection we examine how strongly these charges affect the
threshold voltages of the n- and p-MOSFETs and assess the consistency with the
mobility data.
5.6.1 Threshold voltage associated to charges at the ITL/HK interface
The threshold voltage shiftVTH produced by a sheet of remote charges at the
ITL/HK interface assumed to be of the same type (i.e. all positive or all negative)
is:
V
NITL=HK
TH =
e NITL=HK  tHK
HK
(5.38)
By means of Eq. 5.38 the numerical values ofVTH corresponding to theNITL=HK
necessary to reproduce the experimental data of the devices in Tab. 5.2 can be cal-
culated. The results are reported in Tab. 5.4: these values are unrealistic and, to our
knowledge, never observed in any experiment. Moreover, both in the simulations
and in Eq. 5.38 we have assumed an ideal HfO2 dielectric with the relative electric
permittivity equal to 22, thus close to its theoretical value [48]. Assuming lower
values of the electric permittivity of HfO2 allows us to reproduce the experimental
data with a slightly lower concentration of remote charges, but theVTH due to the
RemQ remains unacceptable. For instance, if we assume HK=12 (instead of 22),
we can reproduce the nBulk-A devices of [31] assuming NITL=HK=51013 cm 2
(instead of 91013 cm 2). However, according to Eq. 5.38, the VTH would be
2:26 V, thus slightly increased with respect to the value reported in Tab. 5.4 for the
nBulk-A devices.
5.6.2 Coulomb centers in various positions
So far we have assumed remote charge at the ITL/HK interface. We see now
if different charge configurations can reproduce the experimental data and with
which parameters.
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device NITL=HK VTH [V] VTH [V]
(cm 2) n-MOS p-MOS
Bulk-A 91013 2:22 2:22
Bulk-B 11014 2:46 (tHK=3nm) -
11014 1:31 (tHK=1:6nm) -
Bulk-C 41013 0:99 -
Bulk-D 51013 1:23 -
nSG-E 31013 0:74
pSG-E 61013 1:48
Table 5.4: VTH due to the RemQ concentration of charges needed to reproduce
the experimental data. All the charges are assumed to have the same sign and to be
at the ITL/HK interface.
Bulk charges in the ITL
Fig. 5.37 compares the experimental data for the nBulk-A devices with tITL=1 nm
and 2 nm (tHK is 3 nm) at T=300 K and the MSMC simulations in which it is as-
sumed to have the Coulomb centers located in the ITL in addition to the Si/ITL
charges calibrated in Sec. 5.5.1 on the SiO2 control devices.
The threshold voltage shift produced by a constant distribution of charges in
the interfacial layer:
VTH =
Z tITL
0
qNITL
HKITL
[HKx+ ITLtHK]dx (5.39)
Solving the integral for the variable x we obtain:
VTH =
qNITL
t2ITL
2ITL +
qNITLtHKtITL
HK
(5.40)
Tab. 5.5 summarizes the densities of charges that have to be assumed to repro-
duce the experimental data and the threshold voltages produced by that charges.
The densities of NITL assumed and the VTH obtained are not so different from
that obtained assuming the charges to be at the ITL/HK interface. However, in this
case we need to recalibrate the RemQ density when the tITL changes.
Charge sheet at the Si/ITL interface
Fig. 5.38 compares the experimental data for the nBulk-A devices with tITL=1 nm
and 2 nm (tHK is 3 nm) at T=300 K and the MSMC simulations in which only
charge at the Si/ITL interface are considered and used as fitting parameters to re-
produce experimental data of the high-k devices. Here we are assuming that all the
imperfections due to the HK/metal-gate process are mimicked by a layer of charges
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Figure 5.37: Electron mobility vs. effective field for the nBulk-A devices [31] with
tITL=1 nm and 2 nm at T=300K. tHK=3 nm for both the devices. The experimen-
tal data is reproduced assuming the presence of bulk charges in the interfacial layer
plus the charge at the Si/ITL interface calibrated on the SiO2 control (Tab. 5.3).
NITL VTH
(cm 3) (V)
tITL=1 nm 31020 1:43
tITL=2 nm 51019 0:711
Table 5.5: Density of charges in the bulk of the ITL (NITL) that has to be inserted
in the simulations to reproduce the nBulk-A devices with tITL=1 or 2 nm and
tHK=3 nm. TheVTH produced by such density of charges is also reported.
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Figure 5.38: Electron mobility vs. effective field for the nBulk-A devices with
tITL=1 nm and 2 nm at T=300 K. The tHK is 3 nm for both the devices. The
experimental data is reproduced by adjusting the charges at the Si/ITL interface
while no other remote charges are assumed.
at the Si/ITL. We are thus assuming that the imperfections due to the non-ideal gate
stack fabrication approach the channel region.
The threshold voltage shift produced by a layer of charges at the Si/ITL inter-
face can be found using:
VTH =
qNSi=ITL(HKtITL + ITLtHK)
HKITL
(5.41)
Tab. 5.6 summarizes the densities of charges at the Si/ITL interface that have to
be inserted in the simulations to reproduce the experimental data and the threshold
voltages produced by that charges. As in the case with bulk charges in the ITL,
the NSi=ITL that allows to reproduce the experimental data changes when the tITL
value is changed. However, differently from the previous case, the VTH seems
to be independent of the tITL value, but again very large and never observed in
experiments.
Arbitrary position in the gate stack
To conclude this analysis, we want to see if there is any optimal position
for a layer of charges in the gate stack, namely if there exists a position for the
charges that maximizes the mobility reduction having a lowVTH associated to it.
Fig. 5.39 shows the matrix element squared (that can be considered proportional to
the induced mobility reduction) and the corresponding threshold voltage shift for
a sheet of charges with density Nit=11013 cm 2 as a function of its position in
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NSi=ITL VTH
(cm 2) (V)
tITL=1 nm 11013 0:711
tITL=2 nm 61012 0:706
Table 5.6: Density of charges at the Si/ITL interface (NSi=ITL) that has to be as-
sumed to reproduce the nBulk-A devices with tITL=1 or 2 nm and tHK=3 nm.
The VTH produced by such density of charges is also reported.
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Figure 5.39: Comparison between the matrix element squared and the threshold
voltage shift produced by a sheet of charges with density of 11013 cm 2 as a
function of the position of the gate stack from the Si/ITL interface to the HK/metal
gate interface. The tITL is 1 nm and the tHK is 3 nm.
the gate stack. The device considered for this analysis is the nBulk-A device [31]
with tITL=1 nm and tHK=3 nm.
We can see that, when the layer approaches the channel, the squared matrix
element is enhanced, but the VTH produced increases in the same way. Thus,
the results obtained so far are qualitatively valid also for Coulomb centers in other
positions in the gate stack.
Alternatively, models for the remote charge distributions should assume a ran-
dom placement of positive and negative charges or dipoles parallel to the ITL/HK
interface statistically yielding a zero VTH. However it is difficult to believe that
a density of 1013 or 1014 cm 2 random placed charges (which would be compa-
rable or larger than the inverson layer density) could exist at any interface without
interacting with each other (the distance between the charges would be of few
Angstroms). The possible superimposition of the scattering potentials stemming
from charges with different sign thus implies a reduction of the scattering potential
per Coulomb scattering center with respect to the form of the scattering potential
109
5. MOSFETs with high-k dielectrics
0 0.5 1 1.5 2
E
eff (MV/cm)
0
100
200
300
400
µ e
ff 
(cm
2 /V
s)
SiO2
tITL=2nm
tITL=1nm
Ndip=1x10
15
cm
-2
ddip=1.0nm
tHK=3nm
Figure 5.40: Simulated effect of ddipQ on the electron mobility when DipQ is ac-
tivated (in addition to Si phonons, surface roughness and SOph scattering mecha-
nisms). The DipQ (11015 cm 2) is placed in the A-position (see Fig. 5.15), close
to the SiO2/HfO2 interface. Bulk device with NA=21017 cm 3, tITL=1 nm and
tHK=3 nm.
assumed so far. This, in turn, reduces the effect of the Coulomb centers and does
not contribute to explain the experiments, but instead would force us to further in-
crease the density of the Coulomb centers in the simulations in order to reproduce
the experimental data.
5.6.3 Threshold voltage associated to DipQ
One may expect dipoles to provide a smaller VTH with respect to the RemQ
model for a given mobility degradation. However, we will see in the following that
this is not the case.
Firstly, Fig. 5.40 shows that the same (NdipQ,ddipQ) pair reproducing the mo-
bility of the tITL=1 nm device reproduce also that of the HfO2 device of [31] with
tITL=2 nm and tHK=3 nm. Thus, from now on, we will limit our analysis to the
nBulk-A device featuring tITL=1 nm.
Fig. 5.41 shows the pairs of values (NdipQ,ddipQ) allowing to reproduce the ex-
perimental mobility results of [31] proceeding as in Fig. 5.36 at 300 K and 100 K,
for dipoles in the A-position. As it can be seen the same sets of (NdipQ,ddipQ) can
approximately reproduce the experimental mobility behaviour at different temper-
atures. The small spread between the (NdipQ,ddipQ) needed to reproduce results at
300 K and 100 K is not directly related to the modeling of RemQ and DipQ scat-
tering: even when considering the SiO2 control devices (see Fig. 5.17), slightly
different model parameters would be needed to reproduce the data at 100 K and
300 K.
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Figure 5.41: Configurations in the (NdipQ,ddipQ) plane of the dipole in the position
A reproducing the experimental mobility of [31] as in Fig. 5.36. The configurations
giving VTH=10 V or VTH=1.0 V are also indicated.
By using:
V A DipQTH =
e NdipQ  ddipQ
HK
(5.42)
which gives the VTH produced by a sheet of dipoles in the A-position (Fig. 5.6),
the configurations giving a VTH of 1:0 V and 10 V can be identified (lines in
Fig. 5.41). We see that the lowest VTH corresponds to ddipQ=tHK, which is a
condition equivalent to the RemQ, namely a single layer of charges at the ITL/HK
interface, as considered in Sec. 5.3.
The situation is not significantly improved if we consider dipoles in position B
(Fig. 5.42) or C (Fig. 5.43). In fact, noting that the corresponding VTH is:
V B DipQTH =
e NdipQ  ddipQ  (HK + ITL)
2  HK  ITL (5.43)
and:
V C DipQTH =
e NdipQ  ddipQ
ITL
(5.44)
for a layer of dipoles in the B and C position, respectively, we could find few
(NdipQ,ddipQ) pairs reproducing the experimental data while giving aVTH slightly
smaller than 1 V. However, the configurations with the lowest VTH are those for
ddipQ'2tITL for case B and ddipQ'tITL for case C. Hence they are essentially
equivalent to the RemQ case with NSi=ITL=NdipQ; since they are dominated by
the sheet of charge at the Si/ITL interface. Therefore, for the dipole configurations
A, B and C in Fig. 5.6, the densities that reproduce the experimental mobility give
a VTH shift comparable to or even larger than the RemQ case.
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Figure 5.42: Same as in Fig. 5.41 but for dipoles in position B.
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Figure 5.43: Same as in Fig. 5.41 but for dipoles in position C.
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Figure 5.44: Sketch of the dipole at the metal gate/HK interface (HK/MG-DipQ).
zq2 is placed at  tITL tHK and zq1 is placed in the HK dielectric.
We finally note that such densities and dipole distances are much larger than
the ones provided by ab initio calculations on the SiO2/HfO2 interface [55] as
discussed in Sec. 5.5.4.
5.6.4 Dipoles at the MG/HK interface
A possible explanation of the apparent inconsistency between the RemQ or
DipQ densities needed to reproduce the mobility and the VTH may be the pres-
ence of a sheet of dipoles at the metal gate/HK interface (see Fig. 5.44) as reported
for instance in [167, 168, 169, 170, 171, 172]. These dipoles could compensate
with an opposite VTH the ones produced by RemQ or DipQ, thus masking their
effect on the overall VTH, while still having marginal impact on the inversion
layer mobility due to their distance from the channel. To test this hypothesis, the
concentration of the dipoles at the metal gate/high-k interface (HK/MG-DipQ) has
been estimated using Eq. 5.45, consistently with [167]. In detail, we have chosen
the commonly accepted value for ddipQ0:2 nm [171] and the largest estimated
dipole in literature (VTH0:7V in [168]) which corresponds to aNHK=MG DipQ
equal to:
NdipQ =
HK VTH
e  ddipQ ' 4:25 10
14 cm 2 (5.45)
similarly to what found in [169]. Fig. 5.45 demonstrates that the estimated HK/MG-
DipQ layer has a negligible effect on the electron mobility in the case of the nBulk-
A devices of [31].
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Figure 5.45: Comparison between simulated and experimental [31] electron mo-
bility versus the effective field for 3 nm thick HfO2 devices with tITL=1 nm
and tITL=2 nm. Simulations have been performed accounting for SOph and
HK/MG-DipQ scattering mechanisms. The concentration of the DipQ centres is
4:251014 cm 2 and ddipQ is 0:2 nm [168].The experimental SiO2 reference data
of [31] and its simulation are also shown (dashed and solid lines).
5.7 Impact of the high-k dielectrics on the ON-current
So far we have addressed the influence of the SOph, RemQ and DipQ on the n
and p-MOS mobility. Now we want to analyze the effect of the high-k dielectrics
on the drain current in short devices. Indeed, an important and not yet fully ad-
dressed point concerns the possible on-current degradation produced by the use of
a high- dielectric in very short MOSFETs [156].
Since we have previously shown that DipQ model does not lead any advantage
on the trade off between the mobility reduction and the threshold voltage shift
with respect to the RemQ one, from now on we simulate the high-k dielectrics
accounting for only the SOph and RemQ mechanisms.
5.7.1 SOph vs RemQ in HfO2 in a template structure
We have simulated first the drain current of a 32 nm SG-SOI device in the
presence of SOph and RemQ scattering. The simulated device has been designed
according to the LSTP device of the 32 nm technology node of [10]. Main features
of this template device are reported in Tab. 5.7.
Fig.5.46 shows the simulated ID VG curves in saturation regime of the device
described in Tab. 5.7, assuming that the RemQ density at the ITL/HK interface is
the same as for the Bulk-A devices in Tab 5.2, namely 91013 cm 2 (see Tab. 5.4).
We see that the impact of SOph scattering alone in this device is essentially negli-
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32-LSTP
Structure SG-SOI
Stress [GPa] -
Gate Stack SiO2 + HfO2
tITL [nm] 0.8
tHK [nm] 3.2
VDD [V] 1.0
NA [cm 2] Undoped
tSi [nm] 7
Type LSTP
Table 5.7: Main parameters of the template 32 nm device representation of the
technology node indicated in [10].
gible. On the other hand, the activation of RemQ scattering reduces IDS, although
the ION (IDS at VGS=VDS=VDD) is not as degraded as much as the mobility. As ex-
pected, the relative IDS reduction is stronger at low gate voltages, where Coulomb
scattering is stronger because the screening is weak. In order to emphasise the
impact of RemQ on the transport alone, the charge introduced in the stack is con-
sidered for the RemQ scattering but it is not included in the Poisson equation; thus,
the threshold voltage is the same with and without RemQ.
Analysis of the internal quantities relevant in quasi-ballistic transport (Sec. 2.4)
revealed that: 1) the inversion charge Ninv and the average velocity of the injected
carriers vinj at the virtual source (VS) are almost the same with and without RemQ
scattering; 2) the activation of RemQ scattering mostly affects the back-scattering
coefficient r, that increases from 0:24 to 0:31 at VGS=1 V, and from 0:23 to 0:39
at VGS=0:7 V, consistently with the larger mobility reduction induced by RemQ at
low VGS.
5.7.2 ON-current of realistic devices
Now we want to simulate realistic devices, which main features have been re-
ported in Tab. 5.8 [173]. Firstly we calibrate our MSMC simulator on the long
channel mobility curves [173], and then we analyze the impact of the high-k di-
electrics on the short channel n- and p-MOS devices.
It is worth noting that the high-k material is HfZrO2. We could not find the
SOph parameters for this material. However, in this chapter, we have shown that
the SOph scattering in real devices is negligible even for the HfO2 which has very
strong polar phonons (see Tab. 5.1). So, we can safely neglect the SOph scattering
and account for the RemQ scattering only.
Fig. 5.47 shows the calibration of our simulators on the electron and hole long
channel mobilities. The experimental mobility curves can be reproduced assuming
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Figure 5.46: Simulated ID VG curves in saturation regime (VDS=VDD) for a SG-
SOI device with 32 nm gate length. The drain current reduction due to the effect
of the SOph and RemQ mechanisms are shown.
32-LSTP
Structure SG-SOI
Stress [GPa] -
Oxide SiO2 + HfZrO2
tITL [nm] 1.3
tHK [nm] 1.9
VDD [V] 1.0
NA [cm 2] Undoped
tSi [nm] 7
Type LSTP
Table 5.8: Main parameters of the 32 nm n- and p-MOS devices measured in [173].
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Figure 5.47: Comparison between the experimental mobility [173] for high-k Si
n-MOS (left, vs. inversion density Ninv) and p-MOS (right, vs. the effective field
Ee ) and the corresponding MSMC simulations. The measured [47] and simu-
lated universal mobility curves are also shown for reference. The RemQ density is
21014 cm 2 and 11014 cm 2 for the n-MOS and p-MOS case, respectively.
RemQ densities that are very close to each other. Indeed the experimental mobility
has been reproduced assuming 21014 cm 2 and 11014 cm 2 for the n-MOS
and the p-MOS devices, respectively. Moreover, these densities are close also to
the values reported in Tab. 5.4 for a wide range of experimental devices.
Fig. 5.48 shows the ID VG curves for both n- and p-MOS case, in both sat-
uration and linear regime. The RemQ density employed in this simulations is the
one that has been calibrated on the mobility curves in Fig. 5.47. Good agreement
is found between the simulated and the experimental [146] curves.
We can see that the effect of the high-k dielectrics on the drain current is weaker
than on the mobility (as already explained in Sec. 5.7.1). However, it can not be
neglected in the short channel n- and p-MOSFETs.
5.8 Conclusions
Multi SubbandMonte Carlo simulations compared to experimental data for HK
MOSFETs fabricated in different R&D lines provide a consistent indication that
the experimentally observed mobility reduction cannot be attributed to soft optical
phonons neither in n- nor in p-MOS devices.
The bias and temperature dependence of the reduction appears to be consistent
with significant remote Coulomb scattering with charge trapped in the gate stack
for all the HK materials considered. Assuming the charges to have the same sign,
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Figure 5.48: Comparison between the experimental [146] and the simulated drain
current ID for a 32 nm n-MOS and p-MOS as a function of the gate voltage VGS in
both linear and saturation regimes. The RemQ density employed for both n-MOS
and p-MOS has been determined in Fig. 5.47. Simulations account for the series
resistance RSD=200 
m (source plus drain resistance) estimated in [146].
they should cause very large threshold voltage shifts inconsistent with the experi-
ments. The situation does not improve if we assume the charge to be in the form
of dipoles with a dipole moment normal to the ITL/HK interface. Possible models
for the remote charge should then assume a random distribution of positive and
negative charge or dipoles placed parallel to the ITL/HK interface.
Further efforts appear to be necessary to understand the causes of the mobility
reduction.
In this respect, a recent work [142] ascribes the mobility reduction to neu-
tral defects located at the interface between the channel and the gate stack which
are induced by nitrogen diffusion during the fabrication process. Such a scattering
mechanism would obviously solve the inconsistency with the VTH shift. The inclu-
sion of this model in physics-based Multi Subband Monte Carlo transport models
is however made difficult by the lack of a generally accepted expression for the
scattering potential.
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Chapter 6
Modeling of alternative channel
materials
Abstract
In this chapter we use the Multi-Subband Monte Carlo approach to analyze the
ON-current in Si, sSi, Ge and sGe n-MOSFETs by accounting for all the relevant
scattering mechanisms (including the remote surface-optical phonons, SOph, and
remote Coulomb scattering, RemQ, related to the presence of high- dielectrics),
in which strain is implicitly introduced by a modification of the band structure.
In the first part of the chapter we explain the main differences in simulating Si
and Ge as channel materials. Thus, firstly we show the different groups of valleys
that are accounted for in the simulation of Ge inversion layers. Then, we show
the modifications that have been applied to the scattering mechanisms, namely the
bulk phonons and the calibration of the surface roughness.
Finally, we simulate high-performance DG-SOI MOSFETs with Si, s-Si, Ge
or s-Ge as channel material in order to analyze the beneficts in introducing the Ge
technology in short channel devices.
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Figure 6.1: Sketch of the three main groups of valleys in the Brillouin zone of a
zincblende lattice:  (left),  (center) and   (right) valleys are shown.
6.1 Introduction
The competitive edge of Ge compared to Si MOSFETs is a hot topic already
investigated for n-MOSFETs by using quantum ballistic simulations [174, 175]
and for p-MOSFETs with a semi-classical approach [176]. Recently, promising
experimental data for electron and hole mobility in Ge MOSFETs was reported
[177, 72, 73], as well as the first data for the electron mobility enhancement in
strained Ge (sGe) transistors [74]. Thus a more complete and quantitative study of
the on-current ION in nanoscale Ge MOSFETs is now possible.
In Sec. 6.2 we first validate our models comparing our simulations to recent
mobility experiments and then study the ION in n-MOSFETs devices designed for
a HP application. Then, in Sec. 6.3, we compare the ON-current in short channel in
DG-SOI n-MOSFETs feauring Si, sSi, Ge or sGe as channel material to establish
the theorical advantages in introducing the Ge material in the CMOS technology.
6.2 Transport modeling description
The mobility e and the drain current IDS are simulated with the multi-
subband Monte Carlo (MSMC) approach described in Chap. 3. In the simulations
of this chapter we will account for the presence of the high-k dielectrics using the
models for soft optical phonons (SOph) and remote charges (RemQ) described in
Chap. 5.
6.2.1 The simulation of germanium inversion layers
Modeling of the crystal properties
The simulations of Ge n-MOS transistors account for the ,  and   valleys
(shown in Fig. 6.1) within the effective mass approximation EMA (explained in
Sec. 3.1.4) for the different crystal orientations with non parabolic corrections in
the transport plane [99].
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Valley ml=m0 mt=m0  [eV 1] Ev [eV] 
 1:588 0:081 0:3 0:0 4
 1:353 0:29 0:0 0:18 6
  0:037 0:037 0:0 0:14 1
Table 6.1: Parameters of the conduction band minima in Ge, taken from [178].
ml and mt are the longitudinal and transverse masses, respectively.  is the non-
parabolicity factor defined in Eq. 3.15. Ev is the shift of the valley minima with
respect of the minimum of the conduction band.  is the multiplicity of the valley.
Ge (100) Ge (111) Ge (110)
 mq  mq  mq
 4 0.1539 (0.1185)
1 2.0756 (1.588) 2 0.2726 (0.2205)
3 0.1187 (0.0905) 2 0.1039 (0.081)

2 0.8355 (1.353)
6 0.3094 (0.3929)
2 0.2341 (0.29)
4 0.1943 (0.29) 4 0.3136 (0.4776)
Table 6.2: Quantization massmq extracted by fitting with an EMA model the sub-
band minima calculated with the LCBB method for triangular wells with different
confining electric fields. The values in parenthesis are those inferred from trans-
verse and the longitudinal masses of bulk Ge, i.e. mt and ml in Tab. 6.1 [178],
using the orientation matrices reported in [78].
Tab. 6.1 shows the values of the masses for the three groups of valleys, taken
from [178]. However, in order to improve the accuracy in the calculation of the
different valleys subband minima, whose relative position critically affects the sub-
band population and hence the transport, we used the Linear Combination of Bulk
Bands (LCBB) quantization model [104] to extract modified quantization masses
mq to be used in the simplified EMA model. The mq values used in this work
are reported in Tab. 6.2 and Fig. 6.2 shows the good agreement between the sub-
band minima obtained with either the EMA or the LCBB model (using the same
confining potential).
Modeling of the scattering mechanisms
With the phonon set in [179] our simulations reproduce the velocity vs. field
curves in bulk Ge [180]. For Ge MOSFET simulations, instead, the deformation
potential for acoustic phonons is empirically increased with respect to [179] by the
same enhancement factor 13=9 used also in Si inversion layers [99, 121]. Tab. 6.3
shows the parameters we used to account for intra-valley and intervalley phonon
scattering. Moreover, in Ge devices phonon transitions can also move a carrier
from a valley group to another. Tab. 6.4 shows the values we used to take into
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Figure 6.2: Subband minima calculated with the LCBB (symbols) and the EMA
model (lines, mq from Tab. 6.2) for the same confining potential obtained with an
EMA based self-consistent Schro¨dinger-Poisson solver. The two lowest subbands
for the (100), the (111) and the (110) crystal orientations are shown.
Scattering mechanism Parameter    
Acoustic phonons Dac [eV] 13:0 15:8 7:22
Intervalley phonons
type g g -
! [K] 100 430 -
Dop [eV/m] 7:89109 5:501010 -
Intervalley phonons
type g f -
! [K] 430 120 -
Dop [eV/m] 9:461010 2:0109 -
Intervalley phonons
type f f -
! [K] 430 320 -
Dop [eV/m] 3:151010 3:01010 -
Table 6.3: Parameters used in all Ge simulations for acoustic and inter-valley
phonons. Intra-valley and inter-valley electron phonons are from [179] but the
deformation potential of intra-valley acoustic phonons has been empirically in-
creased by (13/9) (with respect to [179]), namely by the same factor used also in
Si to reproduce phonon limited mobility in inversion layers [99, 121].
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Scattering mechanism Parameter $ $   $
Intergroup phonons
! [K] 320 320 320
Dop [eV/m] 4:061010 2:01010 1:01011
Table 6.4: Parameters used in all Ge simulations for inter-group phonons. Param-
eters from [179].
Quantity GeO2
0 13:00
i 6:58
1 5:03
~!TO;1=e [meV] 37:1
~!TO;2=e [meV] 45:8
Table 6.5: Parameters for the SOph scattering mechanism of the GeO2. 0 is the
relative permittivity at zero frequency, i at intermediate frequency and 1 at in-
finite frequency for each material. !TO;1 and !TO;2 are the energies of the two
phonons.
account inter-group phonon scattering mechanism [179].
Concerning the high-k dielectrics, the RemQ density at the GeO2/Al2O3 inter-
face has been taken as NGeO2=Al2O3=61012 cm 2, that has been experimentally
estimated in [72]. The SOph for the GeO2 dielectric were included according to
the GeO2 parameters in Tab. 6.5, that have been taken from [181]; their impact on
mobility is modest (about 3% at high effective field Ee ). The density of interface
states at the Ge/GeO2 interface has been assumed to beNGe=GeO2=41011 cm 2,
as estimated in [72].
Figs. 6.3 and 6.4 show the calibration of the surface roughness scattering mech-
anism for the (100) and (111) orientations on the experimental mobility data of
[72, 73], respectively. For the (110) orientation, instead, the roughness parameters
of the (100) have been maintained. The effective mobility is thus somewhat better
for the (110) compared to the (100) orientation (see Fig. 6.3). Tab. 6.6 summarizes
the parameters used for the surface roughness scattering mechanism in the different
orientations.
Modeling of strain
The modeling of the uniaxial stress in n-type Si MOSFETs was described in
detail in [182, 183]. Fig. 6.6 shows the good agreement between simulated and
measured mobility enhancements in Si inversion layers. The uniaxial strain in
(100) Ge n-MOSFETs was modeled introducing in the simulations the splitting
between the jj and the ? valleys reported in [74] and obtained with DFT cal-
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Figure 6.3: Experimental [73] and simulated (100) and (110) Ge electron mobility
versus electron inversion density for different crystal orientations. A GeO2/Al2O3
gate stack was assumed with tGeO2=0:5 nm. (100) Si universal mobility curve [47]
is reported for comparison.
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Figure 6.4: Experimental [72, 73] and simulated (111) Ge electron mobility versus
electron inversion density for different crystal orientations. Same gate stack and
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comparison.
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Scattering mechanism Parameter (100) (110) (111)
Surface Roughness
Spectrum Gauss. Gauss. Gauss.
 [nm] 1:2 1:2 1:0
 [nm] 1:3 1:3 1:5
Table 6.6: Parameters used in all Ge simulations for the surface roughness scatter-
ing mechanism.
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Figure 6.5: Sketch of the  valleys for a (100) Ge n-MOSFET with [110] trans-
port direction. The jj valleys are aligned with transport and have transport mass
1:086 m0; the ? valleys have a remarkably lower transport mass 0:082 m0 [178].
The arrows indicate the stress induced repopulation of the? valleys (see Fig. 6.8).
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Figure 6.6: (100)/[110] Si. Measured (symbols [184]) and simulated (lines) elec-
tron mobility enhancement vs. stress at Ee=0:7 MV/cm. The stress is uniaxial
along the [110] direction.
culations (see Fig. 6.5 for (100)-oriented Ge); the corresponding strain induced
modulation of the transport masses was considered to be negligible [74]. Fig. 6.7
illustrates the good agreement between the simulated and experimental e en-
hancements employing the same scattering parameters as in Figs.6.3 and 6.4 (see
Tabs. 6.3, 6.4 and 6.6 for bulk phonons and surface roughness as well as Tab. 6.5
for the SOph scattering mechanisms and the values ofNGeO2=Al2O3 andNGe=GeO2
previously reported). Fig. 6.8 shows that the physical mechanism responsible for
the e improvement is the stress induced repopulation of the ? valleys that have
a smaller transport mass than the jj valleys (see Fig. 6.5). The population of the
2, 4 and   valleys is always negligible.
6.3 ION in Si and Ge MOSFETs
The transport model described in Sec. 6.2 has been used to simulate high per-
formance DG-SOI devices with LG=25 nm and 16 nm. The devices were designed
as high performance MOSFETs and ideal work function flexibility is assumed to
achieve the same inversion density Ninv in ON-state conditions. Series resistances
RSD were accounted for as external lumped elements; unless otherwise specified
we used RSD=140 
m and RSD=160 
m for LG=25 nm and LG=16 nm,
respectively, consistently with the ITRS roadmap [10]. ION is defined as IDS for
extrinsic voltages VGS=VDS=1 V. The IDS is always reported per unit width, per
gate. For Si and sSi devices we assumed an SiO2/HfO2 gate stack and for Ge de-
vices a GeO2 gate dielectric which give EOT=1 nm and 0:85 nm for LG=25 nm
and LG=16 nm, respectively [73]. The appropriate SOph and RemQ scattering
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Figure 6.7: (100)/[110] Ge. Measured (symbols, [74]) and simulated (lines) elec-
tron mobility vs. uniaxial tensile stress along the [110] and [110] directions and at
Ee=0:5 MV/cm. The inset shows a zoom for low stress values. The simulated
mobility enhancement saturates at about 1:5 GPa.
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Figure 6.8: (100) Ge. Simulated occupation of the jj, ? (see Fig. 6.5), and
2, 4 valleys versus stress along the [110] direction. Open symbols are results
obtained with an equilibrium self-consistent Schro¨dinger-Poisson solver used for
mobility calculation and forEe=0:5MV/cm (as in Fig. 6.7). Tensile stress results
in a strong repopulation of the ? valley. Closed symbols indicate the relative
population at the virtual source of a 25 nmGe n-MOS obtained with self-consistent
MSMC simulations and for an inversion density at the VS Ninv=1013 cm 2.
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Figure 6.9: Simulated drain current versus gate voltage for the 25 nm DG device
and for unstrained and strained Si and Ge (EOT=1 nm, tSi=11 nm). The 1:5 GPa
tensile stress is along the [110] transport direction.
mechanisms were accounted for using the parameters shown in Tabs. 5.1 and 6.5
for HfO2 and GeO2, respectively. However, the SOph and RemQmechanisms have
a modest impact on the ION, as seen in Sec. 5.7 for Si devices.
Fig. 6.9 shows that unstrained Ge n-MOSFETs are competitive with but do
not outperform sSi devices (for a 1:5 GPa uniaxial stress). At the same time,
Fig. 6.11(a) demonstrates that the injection velocities vinj at the virtual source (VS)
are comparable for sSi and Ge n-MOSFETs.
Fig. 6.10(a) reports the ION versus the stress for both Si and Ge n-MOSFETs;
different crystal orientations for unstrained Ge are also shown. The ION for (110)
and (111) Ge is larger than for sSi, essentially because of the larger vinj shown in
Fig. 6.11(a). Furthermore, the strained (100) Ge can outperform sSi significantly
for a given RSD value. Fig. 6.8 suggests that the ION enhancement is due to the
repopulation of the ? valleys at the VS [82], which is the same physical mech-
anism responsible for the mobility enhancement. Fig. 6.11 consistently shows the
increase of the vinj at the VS of n-MOSFETs with the tensile stress; the reflec-
tion coefficient r, instead, is not much improved by the stress. The advantages of
the sGe are confirmed also for the MOSFETs scaled to 16 nm (see Fig. 6.10(b)).
Fig. 6.10(a) finally shows that, if the RSD of the Ge n-MOSFETs is increased by
50% with respect to the Si devices, then the ION improvement of the sGe is com-
pletely lost.
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Figure 6.10: (a) ION vs. stress for Si and Ge n-MOSFETs; different crystal orien-
tations for unstrained Ge are also shown. (b) Same as (a) for a 16 nm n-MOSFET
(EOT=0:85 nm, tSi=7 nm).
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Figure 6.11: Injection velocity at the VS (a) and reflection coefficients (b) for some
of the Si and Ge n-MOSFETs of Fig. 6.10(a).
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6.4 Conclusions
In this chapter, we have first validated our Multi-Subband Monte Carlo model
by means of comparison with with experimental mobility data. Then, we have
simulated short channel MOSFETs showing that Ge MOSFETs are competitive
with but do not outperform s-Si devices in terms of ON-current.
The s-Ge, instead, has great potentials for n-MOSFETs, however the engi-
neering of the RSD is a crucial issue to exploit the potential advantages of Ge
transistors.
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Chapter 7
Extracting and Understanding
Carrier Velocity in
nano-MOSFETs
Abstract
In this chapter, we use the accurate and calibrated transport model based on
the Multi Subband Monte Carlo technique described in the previous chapters,
to validate the extraction technique in [1] for the limiting velocity vlim in nano-
MOSFETs. We apply the technique to simulated IDS VGS curves and compare
the extracted vlim to the injection velocity vinj given by the Monte Carlo. We crit-
ically discuss the validity of the experimental technique and we identify the main
sources of error. Then, we propose a new vlim extraction method and extensively
validate it. Our results reconcile the values and trends of the vlim with the expecta-
tions stemming from Quasi Ballistic transport theory.
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7.1 Introduction
As discussed in Chap. 2, recent studies [83, 185, 186, 187, 188, 189] pointed
out the importance of the injection velocity vinj on the performance of nano-MOSFETs.
Since vinj is significantly enhanced by strain [187, 188] these studies explain
the effectiveness of strain technologies in improving the MOSFET on-current [185,
186]. Many techniques have been proposed to determine the vinj in order to com-
pare different technologies [190, 191, 189, 192, 193, 1]. In this context, Ref. [1]
presented a promising technique to extract the vlim which is here defined as the
velocity that yields the current IDS;lim, according to:
IDS;lim = CGVGTvlim (7.1)
where IDS;lim is the upper bound of the IDS obtained when LG tends to zero, VGT
is VGS VTH and CG is the effective gate capacitance. Both the Quasi-Ballistic
(QB) and the drift diffusion (DD) models lead to Eq. 7.1 for LG!0 (Eqs. 2.32
and 2.19), but with vlim being vinj in the QB and vsat in the DD picture. The vlim
extracted in [1] has been found higher than vsat, but with almost the same tempera-
ture dependence and an unexplained LG dependence [1], thus raising doubts about
the actual transport regime in nano-MOSFETs.
7.2 Review of existing extraction techniques
In [190] the backscattering model proposed in [82] has been extended to in-
clude the temperature dependency. Moreover, approximated temperature depen-
dencies have been supposed for the vT, the LKT, and . Moreover, it has been
assumed that theNinv;VS in short channel devices in saturation is equal to theNinv
of long channel devices with VDS=0, i.e. Eq. 2.30. Then, IDS;lin and IDS;sat have
been measured (IDS;sat has been corrected to take into account the RSD effect) on
bulk devices down to 75 nm gate length. Finally, VTH;lin has been extracted as the
maximum of the gm and VTH;sat has been found by measuring the Drain Induced
Barrier Lowering (DIBL) in sub-threshold regime. By means of linear extrapola-
tion, it has been found that the value of the back-scattering ratio r (Eq. 2.35) should
be close to 0:21 for 10nm long MOSFETs.
In [191] the ballisticity ratio has been found by comparison the between the
measured IDS;sat and the ballistic Ibal;sat predicted by a Schro¨dinger-Poisson solver
[194]. For both the measures and the simulations, theNinv;VS has been assumed to
take its long channel expression (Eq. 2.30). It has been found that for 50 nm long
MOSFETs, the measured IDS;sat was up to 40% of the simulated Ibal;sat, namely
the backscattering coefficient r is about 0:43.
In [189] an improved version of the method proposed in [191] has been shown.
In this paper, the measured IDS;sat has been fitted with a 9-parameter model [195].
Of these parameters, 5 are measured: COX, IOFF, DIBL, Sub-threshold swing and
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LG. The adjustable parameters are the RSD, the , vinj and the effective chan-
nel length Le . The Ibal;sat is still calculated by means of a Schro¨dinger-Poisson
solver. Using this method, it has been found that the ballisticity ratio of a 60 nm
long MOSFET which operates in saturation regime is 0:72, namely r=0:16.
In [192] approximated expression for vinj in linear and saturation regime are
carried out assuming the quantum limit regime and strong degeneracy. After, these
simplified expressions are corrected using f -functions that have been found in the
ballistic regime. TheNinv;VS has been assumed to take its long channel expression
(Eq. 2.30). With this approach, the backscattering r for 30 nm long MOSFETs has
been found to be approximately equal to 0:33.
Finally, in [193] the quasi-ballistic model proposed in [82] has been extended
to exactly take into account the two-dimensional nature of planar bulk structures.
The Ninv;VS has been assumed to take its long channel expression (Eq. 2.30), but
a direct evaluation of the strong inversion DIBL has been proposed. Using this
method, the backscattering coefficient r for 70 nm long MOSFETs has been found
to be approximately 0:60.
It is important to note the wide spread between the different backscattering co-
efficients r extracted with the different methods. Moreover, it is also worth noting
that all these methods make the assumption of assuming that the Ninv;VS in short
channel devices is equal to theNinv in long the corresponding long channel device
with VDS=0, but corrected to take into account the DIBL and the VTH;lin roll-off
in short channel devices. However, these corrections could be not sufficient, since
the VS is usually placed close to the source region where the Ninv profile is steep
in the x-direction [85].
7.3 The vlim extraction procedure of [1]
The method starts by determining the series resistances [196], the gate capaci-
tance CG, and the linear and saturation threshold voltages (VTH;lin and VTH;sat) as
in [197]. Then, normalized “apparent” mobilities are extracted using:
app
LG

lin
=
IDS;lin
CGVGT;linVDS
(7.2)
in linear regime, and:
app
LG

sat
=
2IDS;sat
CGV 2GT;sat
(7.3)
in the saturation one. Eqs. 7.2 and 7.3 have been obtained by inverting the long
channel DD model expressions (Eqs. 2.15 and 2.16), using app as a parameter to
reproduce the experimental IDS VGS curves.
The velocity vlim is finally deduced from the apparent mobilities according to:
vlim =
e(VGS   VTH;sat)  4KBT
2e
h
LG
app

sat
  LGapp

lin
i (7.4)
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Eq. 7.4 can be derived casting the expression for IDS as:
I 1DS = I
 1
DS;lim + I
 1
DS;DD (7.5)
which is a combination of the long channel drift-diffusion current IDS;DD, namely:8>><>>:
IDD;lin = CG
VGT;linVDS;lin
LG
IDD;sat = CG
V 2GT;sat
2LG
(7.6)
and the IDS;lim of Eq. 7.1.
Eq. 7.5 can be derived from the QB ballistic theory in the linear regime [83],
using Eq. 2.32 as IDS;lim and Eq. 2.39 as the effective IDS, if we assume the back-
scattering ratio r as in Eq. 2.49 and  as in Eq. 2.48.
In the saturation regime, instead, Eq. 7.5 is valid using Eqs. 2.33 as IDS;lim and
2.41 as IDS, if we assume r as in Eq. 2.49,  as in Eq. 2.48 and if we use the long
channel expression for the KT-layer length as in Eq. 2.43, namely:
LKT =
2LGKBT
e(VGS   VTH;sat) (7.7)
Eq. 7.5 can also be derived from the DD model with velocity saturation, pro-
vided the Caughey-Thomas model with =1 [198] is used for the velocity-field
relation and the electric field at the source end of the channel takes the form:
FS =
VGS   VTH;sat
2LG
(7.8)
7.4 Comparison and calibration of theMSMC and T-CAD
simulators
In this section we compare the results of the Monte Carlo simulator and of the
T-CAD simulator.
We chose to simulate firstly the 15 nm technology node of the ITRS [10], which
should enter in production in the year 2018.
After having created the 15 nm Double Gate (DG) MOSFET, we have obtained
the other devices by changing only the LG parameter, while the other values in
Tab. 7.1 have been left the same for all the devices.
7.4.1 Series resistances
The T-CAD simulator intrinsically accounts for the series resistances of the
Source and Drain regions due to Ionized Impurities scattering (Sec. 3.2.2). In the
MSMC simulator, instead, the scattering mechanim is turned off in the Source and
Drain regions, and the series resistances are taken into account in the simulations as
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Structure LG tSi EOT VDD RSD Type
[nm] [nm] [nm] [V] [
m]
DG-SOI 15 7 0.85 1.0 140 HP
Table 7.1: Parameters used for the calibration of the DG-SOI device on the 15 nm
technology node [10].
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Figure 7.1: Extraction of the value of the serie resistances of the Source and Drain
regions RSD, in the T-CAD simulations. The exctracted value is in agreement with
Tab. 7.1 [10].
lumped elements. This simplified approach has been validated by comparison with
other MC simulators including proper modeling of impurity scattering in [146].
This simplification is further validated by the fact that in the Source and Drain
regions the plasmon scattering is very effective in thermalizing the carriers [85].
Finally, we also note that the models for the ionized impurities scattering mecha-
nism are developed for low doping concentrations, i.e. the channel doping rather
than the Source and Drain ones in a MOSFET.
In order to make a fair comparison between the two simulators, we have how-
ever decided to de-embedd the series resistancesRSD from the T-CAD simulations.
Firstly, we have exctracted the RSD values from Fig. 7.1, and obtained 136 
m
(the value is congruent with Tab. 7.1 [10]).
Then, once the RSD is known, we have de-embedded this value from the
IDS VGS of the T-CAD simulator by using:(
V GS = VGS  
RSD
2
IDS
V DS = VDS  RSDIDS
(7.9)
where the symbols are defined in Fig. 7.2.
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Figure 7.2: Sketch of a MOSFET when accouning for the series resistances of
Source and Drain as lumped elements.
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Figure 7.3: De-embedding of the serie resistances RSD in the T-CAD simulations,
in the linear regime.
The result is shown in Fig. 7.3, where the slope of the IDS;DD, without theRSD
effect, has the correct 1=LG behaviour. Fig. 7.3 also shows that the RSD effect is
important in even in the linear regime (i.e. low currents) in short devices.
7.4.2 Comparison of the quantization models
TheMSMC uses in each section vertical section a self-consistent 1D Schro¨dinger-
Poisson solver (see Sec. 3.1.2). The T-CAD simulator, instead, uses the Den-
sity Gradient Approximation (DGA) to take into account the quantization effects
[199, 200]. Fig. 7.4 compares the Ninv as a function of the VGS obtained with the
MSMC and T-CAD simulations on long channel devices. The DGA gives reliable
results in terms of Ninv and VTH.
However, Fig. 7.5 shows that, despite of the fair results in terms of Ninv ob-
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Figure 7.4: Comparison between the Ninv in linear regime (VDS=10 mV), in a
long channel device (LG=1000 nm) obtained with the MSMC and with the T-
CAD simulators. The value of the threshold voltages VTH in the simulations is
also shown.
tained with the GDA in all the VGS range, the charge profile as a function of the
vertical direction n(z) is different between the MSMC and T-CAD simulations.
The incongruence of the n(z) obtained with the GDA with respect to the solution
obtained with the MSMC (i.e. the 1D Schro¨dinger-Poisson solver), is due to the
fact that the GDA has been calibrated on bulk devices, while the devices we are
analyzing are DG-SOI.
7.4.3 Mobility models
The MSMC simulated mobility values are obtained computing the scattering
rates of each perturbation mechanism (Sec. 3.2). The T-CAD simulator, instead,
uses analytical models for the mobility computation, which are mainly function of
the density and position of the carriers.
Fig. 7.6 compares the simulated mobility obtained with the T-CAD andMSMC
simulators. We can see that the results provided by the two simulators are quite
different. This result could be explained by the different charge profile between
the two simulators shown in Fig. 7.5. Indeed, the carriers in the T-CAD simulation
are closer to the Si/SiON interface, and this could result in a lower mobility due
to the surface roughness scattering mechanism, that in the T-CAD simulator is
computed as:
SR(x; z) = B(T )

NA(x; z) +ND(x; z) +N3
N4
b 1
Evertical(x; z)
(7.10)
if using theUniversity of Bologna surface mobility model [201]. In Eq. 7.10,B(T ),
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Figure 7.5: Comparison between the charge profile as a function of the verti-
cal coordinate in the T-CAD and MSMC simulators, in a long channel device
(LG=1000 nm) in linear regime (VDS=10 mV).
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Figure 7.6: Comparison between the inversion layer mobility obtained with the
MSMC and T-CAD simulators. The mobility obtained applying the T-CAD mobil-
ity models to the Schro¨dinger-Poisson solution of the MSMC is also shown.
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Figure 7.7: Comparison between the inversion layer mobility obtained with the
MSMC and T-CAD simulators. The result obtained recalibrating the T-CAD mo-
bility models on the MSMC results is also shown.
N3, N4,  and b have been fitted on bulk structures [201].
To demonstrate this, we have applied the analytical mobility models used by
the T-CAD for the phonon and surface roughness computation to the charge pro-
file given by the Schro¨dinger-Poisson solver of the MSMC simulator. Using the
Bologna mobility model, the overall mobility in the T-CAD simulator is computed
as [201]:
1
(x; z)
=
1
PH(x; z)
+
1
SR(x; z)
(7.11)
where SR(x; z) is defined in Eq. 7.10 and PH(x; z) is the phonon limited mobil-
ity, computed as:
PH(x; z) = C(T )

NA(x; z) +ND(x; z)
N2
a 1
Evertical(x; z)
(7.12)
where C(T ), N2,  and c have been fitted on bulk structures [201].
The mobility thus obtained is congruent with the one obtained with the MSMC
(see Fig. 7.6). This validates our supposition that the incongruency between the
MSMC and the T-CAD simulators in terms of mobility is due to the GDA, and not
to the correctness of the analytical mobility models of the Drift-Diffusion simula-
tor.
However, since the recalibration of the GDA method in our structure would be
a time demanding activity, we chose to simply recalibrate the analytical mobility
models of the T-CAD simulator, in order to have similar values of the mobility on
long channel devices in the TCAD and MSMC simulations. Fig. 7.7 shows the
recalibration of the T-CAD mobility models, obtained by doubling the values of
B(T ) and C(T ) in Eqs. 7.10 and 7.12, respectively.
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Structure LG EOT NA VDD RSD Type
[nm] [nm] [cm 3] [V] [
m]
Bulk 35 1:15 81017 1:0 180 LSTP
Table 7.2: Parameters used for the calibration of the bulk device on the 35 nm
technology node [10].
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Figure 7.8: Comparison between the inversion layer mobility obtained with the
MSMC and T-CAD simulators in an undoped bulk device. The universal mobility
curve of [47] is also shown.
7.4.4 Bulk devices
Then, we chose to simulate also a LSTP bulk device calibrated on the 35 nm
technology node of the ITRS [10]. The main parameters of this device are shown
in Tab. 7.2.
The calibration of the T-CAD and the MSMC has been performed as for the
DG-SOI. Thus, firstly we de-embedded in T-CAD simulator the RSD resistences,
that in this case are about 180 
m.
Then we verified that the Ninv provided by the T-CAD and MSMC simulators
are similar. Since the DGA approximation of the T-CAD simulator is calibrated
on bulk devices [201], we verified that in the analyzed structure the n(x; z) pro-
file in the z direction in long channel devices (LG=1000 nm) in linear regime
(VDS=10 mV) is close to that the Schro¨dinger-Poisson solver of the MSMC.
Thus, the mobility provided by the T-CAD and MSMC simulators are close in
the bulk structures (see Fig. 7.8), without the need of any fitting procedure.
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Figure 7.9: The extraction procedure of [1] is applied to the IDS VGS obtained
from accurate MSMC simulations. The extracted vlim is compared with the vinj
calculated from the carrier velocity distributions and with the vsat used in TCAD
simulations. VS denotes the Virtual Source.
7.5 Methodology
The extraction procedure of [1] has been applied to the IDS VGS calculated
with accurate Multi Subband Monte Carlo (MSMC) simulations [93] of scaled DG
(parameters in Tab. 7.1) and Bulk transistors (parameters in Tab. 7.2).
After having simulated the devices, we apply the method of Sec. 7.3 to ex-
tract the vlim. Then, we compare the extracted vlim to the vinj calculated from the
MSMC simulator by means of:
vinj =
P
vx>0
f(k)vx(k)P
vx>0
f(k)

VS
(7.13)
where f(k) is the distribution function in the k-space, and vx is the component of
the group velocity of the carriers in the Source to Drain direction. Eq. 7.13 states
that the injection velocity is the average velocity of the carrier that are crossing the
virtual source from the Source to Drain direction. vinj is the velocity of Eq. 2.39,
when the ditribution of the carriers at the VS does not follow aMaxwell-Boltzmann
distribution. A sketch of the methodology of this work is shown in Fig. 7.9)
7.6 Analysis and results
We now simulate the devices in Tabs. 7.1 and 7.2 and we apply the extraction
procedure of Sec. 7.3. Extracted vlim values are directly compared with simulated
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Figure 7.10: Comparison between vinj calculated with the MSMC transport model
and vlim extracted as in [1] (Eq. 7.4) from the simulated MSMC IDS VGS curves.
The inaccuracy of the extraction technique is evident.
vinj in Fig. 7.10, showing a significant discrepancy. In particular, for LG>300 nm
the extraction procedure is not reliable due to the extreme sensitivity of vlim to the
inaccuracy on the threshold voltage VTH;sat (not shown). For shorter devices the
inaccuracy of the vinj extraction is due to the failure of Eq. 7.5. In fact, as shown
in Figs. 7.11, 7.12 and Fig. 7.13, the current deduced from Eq. 7.5 is in acceptable
agreement with MSMC simulations in the linear region, but not in the saturation
region. Interestingly, the extracted vlim shows the same unexplained gate length
(Fig. 7.10) and temperature (Fig. 7.14) dependencies as the experiments in [1].
Fig. 7.15 shows that the vlim increases with strain as expected for vinj [185, 186],
but the velocity values are significantly underestimated.
The method in [1] has been also applied to drift-diffusion simulations account-
ing for velocity saturation and calibrated as in Sec. 7.4. Fig. 7.16 clearly shows that
the procedure fails to extract vsat even when the limiting velocity has been forced
to be vsat, due to the above mentioned unrealistic assumptions on  and FS at the
basis of the validity of Eqs. 7.4 and 7.5 in the DD framework.
Moreover, Fig. 7.17 shows that the velocity profile in MSMC simulations does
not show any saturation, confirming that the concept of vsat is not applicable to
short devices.
We thus conclude that:
– the results in [1] do not prove that nano-MOSFET transport is limited by
vsat;
– the vlim extracted according to the procedure in [1] is at the best an inaccurate
estimate of vinj because Eq. 7.5 is inaccurate in the saturation region.
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Figure 7.11: Comparison between Eq. 7.5 (open triangles) and the results of the
MSMC simulations in linear region (closed triangles). IDS;lim (filled circles) is
taken from ballistic MSMC simulations (no scattering events); IDS;DD is taken
from TCAD simulations without velocity saturation (filled squares).
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Figure 7.12: Same as in Fig. 7.11, but in saturation regime.
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Figure 7.13: Percentage error of Eq. 7.5 with respect to the IDS of the MSMC
model for the linear and saturation regimes, as extracted from Figs. 7.11 and 7.12.
The calibrated mobility models employed in the T-CAD (Sec. 7.4) yield almost
zero error in long channel devices.
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Figure 7.14: Same as in Fig. 7.10, but as a function of the temperature, for different
gate length in the DG device. The decrement of vlim with T is an artifact of the
extraction procedure.
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Figure 7.15: Same as in Fig. 7.14, but as a function of the uniaxial stress in the
transport direction, for different gate length in the DG device. vlim has the same
strain dependence as vinj.
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Figure 7.16: Comparison between the saturation velocity used in T-CAD simula-
tions (down triangles) and the one obtaind applying the method in [1] (Eq. 7.4) to
the same simulations. Although in this simulation vsat is limiting the IDS of the
shorter devices (see open circles in Fig. 7.17), the extracted vlim differs from vsat.
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Figure 7.17: Drift velocity versus channel position normalized to LG according to
MSMC and DD simulations. x=0 is the source end of the channel. The VS is not
at x=0 due to the presence of the gate overlap. Note the absence of any velocity
saturated region in the MSMC results.
7.7 The new extraction procedure
Fig. 7.13 shows that Eq. 7.5 is in good agreement with MSMC simulations
in saturation only when the IDS is close to either IDS;lim (LG15 nm) or IDS;DD
(LG300 nm). To better represent the intermediate QB regime we replace Eq. 7.5
with an empirical generalization, which is:
I DS = I
 
DS;bal + I
 
DS;DD (7.14)
where  is a parameter to be determined.
Starting from Eq. 7.14, that is valid in saturation regime, we can write:
1
IDS;sat
=
1
IDD;sat

1 +

IDD;sat
Ibal;sat
 1

(7.15)
Then, using Eqs. 2.32 and 2.16, we obtain:
1
IDS;sat
=
1
IDD;sat

1 +

VGT
2LGvT
 1

(7.16)
Rembering Eq. 7.3 and noting that:
LG
app

lin
=
L

+
2KBT
evT
(7.17)
146
7.7. The new extraction procedure
10 100 1000
LG [nm]
100
1000
10000
I D
 
[µA
/µ
m
]
MSMC
Eq. (6.5)
Eq. (6.14) (α=0.7)
VGS=VDS=1.0V
Figure 7.18: Comparison between MSMC simulations of the drain current in satu-
ration and Eq. 7.14, allowing to calibrate '0:7.
we can obtain:
LG
app

sat

=

LG
app

lin
  2KBT
evT

+

VGT
2vT
 LG
app

lin

(7.18)
Finally, a new expression for the vlim can be thus worked out:
L=appjsat
L=appjlin

= (1  ) +

e(VGS   VTH;sat)
4KBT


(7.19)
where:
 =
2KBT
evlim
app
L

lin
(7.20)
Figs. 7.18 and 7.19 show that '0:7 allows us to reproduce the whole IDS vs.
LG. Fig. 7.20 shows that the same  value yields good agreement between the
extracted vlim and the expected vinj for the DG structure of Tab. 7.1. A slightly
modified '0:8 yields satisfactory results also for bulk transistors of Tab. 7.2.
Figs. 7.21 and 7.22 show that the vlim extracted by the new method proposed here
has the expected dependence upon LG, T and strain and it is in good quantitative
agreement with the vinj at the VS of the MSMC simulations.
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Figure 7.19: Percentage error of Eq. 7.5 (=1 as in [1]) and Eq. 7.14 with =0:7
in saturation regime. Eq. 7.14 reduces the errors to values comparable to those of
the linear case in Fig. 7.13.
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Figure 7.20: Comparison between the vinj (v+ at the VS of the MSMC), the vlim
obtained applying the method of [1] (Eq. 7.14) and the new procedure (Eq. 7.19).
'0:7 and 0:8 fits the DG and Bulk device data, respectively.
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Figure 7.21: Comparison between the vinj (MSMC) and the vlim by the newmethod
(with =0:7) as a function of the temperature, for different gate lenght in the DG
structure. The weak temperature variation of vinj is better reproduced using the
new method.
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Figure 7.22: Comparison between the vinj (MSMC) and the vlim by the newmethod
as a function of the uniaxial stress level in the transport direction, for different gate
lenght in the DG structure. The strain variation of vinj is better reproduced using
the new method.
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28-LSTP
Structure Bulk
Stress [GPa] 1.5GPa (Uni)
Oxide SiON + HfSiON
EOT [nm] 1.11
VDD [v] 1.0
NA [cm 2] 41017
Type LSTP
Table 7.3: Main parameters of the measured devices
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Figure 7.23: Measured currents in linear regime for the devices with LG=45 nm.
7.8 Improved method applied to experimental data
We have applied the new technique to bulk devices fabricated with a 28 nm
LSTP technology (parameters in Tab. 7.3) [202] fabricated and measured in ST
Microelectronics, Crolles. The devices are strained, n-MOS bulk devices. The
gate lengths range from 40 nm to 1 m.
7.8.1 Extraction in linear regime
The extraction starts with collecting the IDS VGS curves (see Fig. 7.23 for a
45 nm long device).
The second step is to calculate the transconductance gm, wich is defined as:
gm =
@IDS
@VGS
(7.21)
Fig. 7.24 shows the gm obtained from the curves in Fig. 7.23.
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Figure 7.24: Measured transconductance gm in linear regime for the devices with
LG=45 nm.
The Y function
The second quantity we need is the so called Y function [197], which is defined
as:
Y =
IDSp
gm
(7.22)
from the experimental data in Figs. 7.23 and 7.24 we obtain the Y function for the
45 nm device reported in Fig. 7.25. Then, by means of:
Y = aY VGS + bY (7.23)
we extract the slope a and the intercept b of the linearized Y function curves in
Fig. 7.25. These two quantities are used to obtain the threshold voltage in linear
regime VTH;lin, as:
VTH;lin =   bY
aY
(7.24)
Fig. 7.26 shows the results obtained applying Eq. 7.24 to the dashed curves in
Fig. 7.25. Moreover, the coefficient a can be also used to extract the parameter ,
using:
 =
a2Y
VDS;lin
(7.25)
where  is the current factor of the transistor (see Eq. 7.31), namely:
 =
W0CG
L
(7.26)
where 0 is the carrier mobility without any dependence of the mobility on Ee
[196]. The extraction of  for the 45 nm long device is shown in Fig. 7.27.
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Figure 7.25: Solid lines: calculated Y function obtained from the curves in
Figs. 7.23 and 7.24. Dashed lines: linearized Y function calculated in the linear
region of the solid lines.
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Figure 7.26: Threshold voltage in linear regime VTH;lin for the curves in Fig. 7.23
corresponding to the devices with LG=45 nm.
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Figure 7.27: Extracted  for the curves in Fig. 7.23 corresponding to the devices
with LG=45 nm.
Once the value of  is known, we can also extract theRSD of the devices, using
the technique explained in [196]. Fig. 7.28 shows the extraction on the 45 nm long
devices. If VGS=VGT (the gate polarization at which the vlim extraction will be
performed) and VDS=10 mV, the RSD value has been estimated to be 128:9 
m.
The X function
Then, from the gm curves, it is possible to extract the X function [197] as:
X = (
p
gm)
 1 =
r
@IDS
@VGS
 1
(7.27)
shown in Fig. 7.29 for the 45 nm long device.
Moreover, we can express the linearizedX function defined in Eq. 7.27 (dashed
lines in Fig. 7.29) as:
X = aXVGS + bX (7.28)
The parameters a and b of Eq. 7.28 are the slope and the intercept of the curves in
Fig. 7.29. Their determination allow to find the parameter 1 with:
1 = aY  aX (7.29)
that will help us to fit the curves in Fig. 7.23 using Eq. 7.31.
Using 1 (from Eq. 7.29),  (from Eq. 7.25) and the value of the series resis-
tances of the regions of source and drain RSD (previously evaluated in Fig. 7.28),
we can find 1;0:
1;0 = 1   RSD (7.30)
1 and 1;0 are reported in Figs. 7.30 and 7.31.
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Figure 7.28: Extracted RSD for the 45 nm long devices in Tab. 7.3.
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Figure 7.29: Assessment of the X function for the curves in Fig. 7.23.
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Figure 7.30: Extracted 1 for the curves in Fig. 7.23 corresponding to the devices
with LG=45 nm.
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Figure 7.31: Extracted 1;0 for the curves in Fig. 7.23 corresponding to the devices
with LG=45 nm.
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Figure 7.32: Comparison between the experimental IDS;lin of Fig. 7.23 and the
fitting obtained by using Eq. 7.31.
7.8.2 Corrected current in linear regime
By means of the quantities extracted in the first part of this Section, we can fit
the linear current IDS;lin with [197]:
IDS;lin =
VDS;lin(VGT;lin)
1 + 1VGT;lin + 2V
2
GT;lin
(7.31)
where 1 is a mobility attenuator factor which accounts for the dependence of  on
theEe and the presence of theRSD [203]. 2 models the second order dependence
of the mobility on the Ee which is mainly observable when the gate dielectric is
thin and the device is in strong inversion, i.e. high VGS [197].
Fig. 7.32 shows the fitting of the curves in Fig. 7.23 by means of Eq. 7.31. We
can see that the fit is satisfactory in the high VGS regime.
To obtain the IDS;lin corrected by the RSD term, we can use:
IDS;lin =
VDS;lin(VGT;lin)
1 + 1;0VGT;lin + 2V
2
GT;lin
(7.32)
that is similar to Eq. 7.31 but 1;0 has been substituted by its corrected counterpart
1.
Thus, using:
IcorrDS;lin = IDS;lin

1 + 1VGT;lin + 2V
2
GT;lin
1 + 1;0VGT;lin + 2V
2
GT;lin

(7.33)
it is possible to find the IcorrDS;lin which is the IDS;lin of Fig. 7.23 after having been
corrected from the mobility variations (the term in brackets in the right side of
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Figure 7.33: Comparison between the experimental IDS;lin of Fig. 7.23 and its
corrected version from the mobility variations and from theRSD presence, obtained
from Eq. 7.33.
Eq. 7.33) and from the de-embedding of the source-drain series resistances RSD
(the substitution of 1;0 with 1).
7.8.3 Extraction in saturation regime
Threshold voltage shift
We chose to extract the threshold voltage in the saturation regime VTH;sat as:
VTH;sat = VTH;lin  VTH (7.34)
whereVTH is the voltage shift that allow the IDS;lin and the IDS;sat in logarithmic
scales to overlap in the sub-threshold regime. It has also been graphically defined
in Fig. 7.34. Results are reported in Fig. 7.35.
Corrected current in saturation regime
In saturation regime, we only correct for the RSD by defining a corrected gate
voltage V corrGS , as:
V corrGS = VGS  
RSD
2
IDS;sat (7.35)
Fig. 7.36 shows the comparison between the measured IDS;sat VGS characteristics
and the characteristics obtained by applying the correction in Eq. 7.35.
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Figure 7.34: Comparison between the linear and saturation currents of one of the
45 nm devices. A graphic definition of the VTH is also shown.
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Figure 7.35: Threshold voltage in saturation regime VTH;sat corresponding to the
devices with LG=45 nm, obtained by means of Eq. 7.34.
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Figure 7.36: Comparison between the experimental IDS;sat and its corrected ver-
sion from the RSD presence, obtained from Eq. 7.35.
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Figure 7.37: Comparison between experimental VTH for the device described in
Tab. 7.3 and MSMC simulations.
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Figure 7.38: Comparison between experimental IDS for the device described in
Tab. 7.3 and MSMC simulations. Uniaxial strain (1:5 GPa) has been included in
the MSMC as described in [185].
7.8.4 The extraction of the limiting velocity
We applied the procedure explained in Secs. 7.8.1 and 7.8.3 to the experimental
data ranging from LG=40 nm to LG=100 nm. Figs. 7.37 and 7.38 shows the
median values of the experimental VTH and IDS in both the linear and saturation
regimes (open symbols).
We have exploited the experimental data in Figs. 7.37 and 7.38 as well as the
data in Tab. 7.3 to calibrate the MSMC simulator. The default model parameters
that reproduce the universal mobility curves of long devices [47] have been main-
tained (Tab. 3.1). Results of the MSMC calibration are shown in Figs. 7.37 and
7.38 (closed symbols).
The experimental data in Figs. 7.37 and 7.38 has been also used to extract
the vlim in the devices from ST using the method in [1] (Eq. 7.4) and the new
method (Eq. 7.19), shown as up-triangles in Fig. 7.39. The filled circles, instead,
report the calculated vinj with the MSMC method. As can be seen, in spite of the
measured IDS being slightly smaller than the simulated one, the calculated vinj is
in excellent agreement with the extracted vlim providing reassuring indications on
the validity of the new extraction procedure This is an expected result because the
accuracy of the calculated vinj which is mainly set by the band structure and by
the electrostatics at the VS and not by the absolute value of the drain current, that
depends also on the rate of the scattering events in the channel.
Moreover, Fig. 7.40 compares the extraction of the vlim using Eqs. 7.4 and
7.19 and the vinj provided by the MSMC simulations, as a function of the temper-
ature. Figs. 7.39 and 7.40 show that the new procedure yields significantly higher
velocity, free of anomaly in the LG or T dependencies.
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Figure 7.39: vlim extracted using the old (Eq. 7.4) and the new (Eq 7.19) method
from the experimental data on the devices of Tab. 7.3. The vinj calculated with
MSMC simulations is in good agreement with the vlim extracted by the new
method.
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Figure 7.40: vlim extracted using the old (Eq. 7.4) and the new (Eq. 7.19) method
from the experimental data on the devices of Tab. 7.3. The vinj calculated with
MSMC simulations is in good agreement with the vlim extracted by the new
method.
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7.9 Conclusions
A detailed analysis of the results in [1] based on an accurate transport model
for nanoscale transistors led us to identify the limitations of the existing method
and to propose a new extraction technique. The new method has been extensively
validated by simulations and when applied to 28 nm technology devices provides
realistic results.
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Chapter 8
Conclusions
In this thesis we have used aMulti SubbandMonte Carlo simulation framework
to assess the effects of some of the Technology Boosters, (i.e. the techniques intro-
duced in the fabrication process of the ultra scaled MOSFETs in order to continue
the performance improvement beyond the classical happy scaling era) in terms
of carrier mobility and ON-current. We have focused our analysis on multi-gate
structures, high-k dielectrics, germanium channel devices and on the techniques to
assess the advantages of the alternative channel materials from measured I V in
short channel devices.
In more detail, in Chap. 4 we have examined the limits of validity of the scalar
dielectric function approach for the screening in bulk, silicon-on-insulator and Fin-
FET devices. After a detailed comparison between the Monte Carlo simulations
with experimental data, we have found that the scalar dielectric function approach
is inaccurate in multi-gate structures. Thus, in Double-Gate SOI and FinFET struc-
tures, the full tensorial dielectric function approach is needed.
The modeling of the high-k dielectric effects has been presented in Chap. 5.
A physics-based modeling of the soft optical phonons has been derived. Then, a
detailed analysis of the mobility reduction predicted by these models has been car-
ried out. The same has been done for the remote Coulomb scattering mechanism.
By comparing Multi Subband Monte Carlo simulations with experimental mobility
from high-k MOSFETs fabricated in different R&D lines, we have shown that the
effect of the soft optical phonons is negligible in silicon n- and p-MOSFETs. A
large amount of Coulomb centers is needed to correctly reproduce the experimental
data, which however would produce very large threshold voltage shifts inconsistent
with the experiments, independently of the position of the charges in the gate stack.
After having proposed and validated an original model for the dipole Coulomb
scattering mechanism, we have demonstrated that this scattering mechanism can
reproduce the experimental data, but however producing larger threshold voltage
shifts than the single-charge Coulomb scattering mechanism. Next, we have shown
that the effect of the high-k dielectric in ultra-scaled MOSFETs is lower than it is
on long channel devices, but it cannot be neglected to correctly predict the ON-state
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current.
In Chap. 6, Monte Carlo simulations show that germaniumMOSFETs are com-
petitive with but do not outperform strained-silicon devices in terms of ON-current.
The strained germanium has great potentials for n-MOSFETs, however the engi-
neering of the source-drain series resistances is a crucial issue to exploit the poten-
tial advantages of germanium transistors.
In Chap. 7, Monte Carlo simulations have been used to identify the sources of
error in an existing experimental method to extract the limiting velocity in short
channel MOSFETs. Then, we have proposed a new extraction method whose
results, applied on simulations, are compatible with the Quasi-Ballistic transport
theory. Moreover, when the new method has been applied to real short channel
devices it has provided the same results as predicted by the Monte Carlo simulator
for devices with strained-silicon channels.
To conclude, in this thesis we have seen the effectiveness of the semi-classical
approach to assess the effects of the Technology Boosters in modern MOSFETs.
We have shown that the Multi Subband Monte Carlo approach is able to quanti-
tatively describe the physics that govern the charge transport in nano MOSFET
devices, despite of its relative simplicity compared to much more complicated full
quantum approaches.
164
Appendix A
The effects of wave function
penetration into the high-k
dielectric on the surface
roughness limited mobility
In this Appendix we consider the surface roughness limited mobility variations
when the wave function penetration is taken into accounting inMOSFETs featuring
high-k dielectrics. Indeed, while the wave function penetration could be negligible
when simulating SiO2 MOSFETs with sufficiently thick tSiO2 , this could be not
correct for HfO2 MOSFETs.
When simulating SiO2 MOSFETs, it is commonly assumed that the potential
barrier between the channel and the gate oxide is infinitely high. However, this
approximation could be too strong for the HfO2, because its potential barrier is
lower than the one of SiO2. Indeed, the potential barrier height between Si and
SiO2 is 3:1 eV [78] while the potential barrier height of the Si/HfO2 interface is
about 2:2 eV [204].
A.1 Evaluation of mobility when accounting for wave func-
tion penetration in high-k stacks
Fig. A.1 compares our results with those of [156] for a gate stack consisting
of a thick layer of HfO2 without ITL (comparison from Fig. 5.3a). In detail, the
simulations in Fig. A.1 refer to a bulk MOS with doping 31017 cm 3 and with
an infinitely thick HfO2 layer as gate insulator (thus, without the ITL and the MG).
In this Appendix we focus on the additional points shown in Fig A.1. Precisely,
the down triangles have been obtained allowing the wave-function to penetrate into
the gate dielectric and using for the surface scattering mechanism the formulation
in Eq. 3.36, instead of the one in Eq. 3.40. The observed mobility degradation is
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Figure A.1: Comparison between the electron mobility vs. Ninv obtained when
the gate oxide is an infinitely thick layer of HfO2 and the results in [156]. The
down-triangles are obtained accounting for the wave-function penetration. The up-
triangles are obtained obtained accounting for the wave-function penetration and
considering that the relative electron mass in HfO2 is 0:2 [205] (instead of 0:5 for
the SiO2 [78]).
about 25%.
However this mobility degradation is partially canceled if we consider that the
electron mass in HfO2 is lower than the one SiO2, since the relative electron mass
in the SiO2 is 0:5 and the relative electron mass in the HfO2 is about 0:2 [205].
Indeed, this feature lead to a lower mobility degradation of about 13%with respect
to the one obtained without accounting for the wave-function penetration. This
low percentage error suggests that the wave-function penetration can not sensibly
degrade the mobility in real MOSFETs with the ITL.
However, Fig. A.1 shows also that the the gap between our results and the
ones in [156] for values of Ninv around 41012 cm 2, can not be attributed to the
neglecting of the wave-function penetration. Indeed, the wave-function penetration
leads to a decreasing of the mobility for high values of Ninv. Instead, the model in
[156] shows an electron mobility increase, which can be due to the image charges
position variations when considering that the interface between the channel and
the gate oxide is not ideal. However, a direct comparison is not possible since this
effect is not modeled by our simulator.
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The phonon-plasmon coupling
As it has been thoroughly discussed in [48], the polar phonon modes of the
high- dielectrics can couple with the collective excitations of the carriers in the
inversion layer and thus produce coupled phonon-plasmon modes. This is a known
issue also in III-V polar semiconductors, where polar phonons are native in the
semiconductor, rather than originating in an adjacent dielectric [206]. When such
a phonon-plasmon coupling is important several relevant consequences come along
[48]:
– the ~! versus q relation of the coupled phonon-plasmon modes can be dif-
ferent with respect to the expressions obtained by neglecting the coupling
(such as Eq. 5.17);
– the amplitude of the coupled modes can be enlarged by the anti-screening
effect, namely by the fact that the dielectric function for silicon can be much
smaller than Si;1'11:70 and even negative;
– the phonon and plasmon content of the coupled modes must be distinguished
in order to calculate the scattering rates.
The quantitative assessment of the possible role played by the phonon-plasmon
coupling is a delicate issue. Even if the energy dispersion of the modes is typically
obtained by considering only the real part of the electronic dielectric response, it
is well known that, if the corresponding imaginary part is non negligible, then the
supposedly coupled modes tend to vanish because of the Landau damping [48,
206].
We investigated the possible remote phonon-plasmon coupling in an inversion
layer by using a numerical determination of both the real and the imaginary elec-
tronic response. To this purpose we assumed a simplified system consisting of the
interface between a semiconductor and a dielectric, both with an infinite extension.
In such conditions, the ~! versus q relation for the coupled phonon-plasmon modes
can be obtained by solving for ! the equation [48, 206]:
(1) +
(0)   i
1    !!TO1 2 +
i   (1)
1    !!TO2 2 + <fSi(q; !)g = 0 (B.1)
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The silicon dielectric function si(q; !) consists of both a real and an imaginary
part and it was calculated by considering only intra-subbands polarizability and
assuming that the intra subband form factors are approximately one [162]. The
resulting, simplified expression for si(q; !) reads [78]:
Si = Si;1

1 
X
v;m
e2
2qSi;1
v;m;m(q; !)

(B.2)
where Si;1 is the optic dielectric constant of the silicon, v and s are respectively
the valley and subband index, and the polarization factors v;m;m are defined as:
v;m;m(q; !) =
1
A
X
k
f0[Ev;m(k+ q)]  f0[Ev;m(k)]
Ev;m(k+ q)  Ev;m(k)  ~!   i~ (B.3)
where Ev;m(k) is the energy at the wave-vector k in the subband (v,m), f0(E) is
the Fermi-Dirac equilibrium occupation function and  is a positive real number
that can be taken as vanishingly small in practical calculations [207, 206].
The polarization factors v;m;m(q; !) defined in Eq. B.3 were evaluated by
converting the sum over k to an appropriate integral according to the standard pre-
scriptions, and by employing a circular and parabolic energy relation, that makes
the v;m;m(q; !) depend only on the magnitude q of the wave-vector q [78]. The
real and the imaginary part of thev;m;m(q; !) are obtained by using the properties
of the integral over k for a vanishingly value of  [207].
After the calculation of v;m;m(q; !) and thus Si(q; !), Eq. B.1 was solved
numerically to find the ~! versus q relation for the coupled phonon-plasmonmodes;
the imaginary part of the silicon dielectric function Si(q; !) was also monitored.
Fig. B.1 shows the energy dispersion of the modes, for Ninv'3:21012 cm 2
and forNinv'6:45 1012 cm 2, calculated by solving numerically Eq. B.1, com-
pared to the q independent ~! values obtained by neglecting the possible phonon-
plasmon coupling (dot-dashed horizontal lines); the expressions for these latter ~!
values are given by Eqs. 5.3 and 5.4. Fig. B.1 also shows the boundaries of the
Landau damping region (solid lines), defined as the region where the magnitude of
the imaginary part of Si(q; !) is larger than 0. We can see that the damped region
is wider than in the case with T=0 (dot-dashed lines), that has been calculated as:
~! =
~2
2m
(q2  q
p
Ninv) (B.4)
Fig. B.1 conveys at least two important messages:
– at the two considered Ninv the energy dispersion of the modes is very well
approximated by the simple expressions obtained by neglecting the phonon-
plasmon coupling;
– the energy dispersion belongs almost entirely to a region of the ~! q plane
where the Landau damping is large. The second point reinforces the first
one and indicates that the phonon-plasmon coupling is expected to have a
modest role in the conditions at study.
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Figure B.1: Energy dispersion, ~! versus q, for the coupled phonon-plasmon
modes calculated by solving numerically Eq. B.1 (filled circles) in a structure
with an infinitely thick HfO2 layer on top of the bulk Si with NA=21017 cm 3.
The open squares indicate the two ~! values obtained by neglecting the phonon-
plasmon coupling (Eqs. 5.3 and 5.4). The solid lines identify the boundaries of the
Landau damping region assuming T=0 (Eq. B.4). The dot-dashed lines identify the
boundaries of the Landau damping region, obtained as the region where the magni-
tude of the imaginary part of Si(q; !) is larger than 0. The values of the thermal
wave vector k at T=300K is also indicated (kth'0:317 nm 1 [162]). a) Inversion
density Ninv'3:22 1012 cm 2. b) Inversion density Ninv'6:45 1012 cm 2.
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An important consequence of this reasoning is that, because of the damping,
the anti-screening of the electronic response is also expected to be small for the
~! q values of most practical relevance, so that the expressions for the phonon
amplitudes reported in Sec. 5.2.3 are quite defendable approximations.
The analysis reported in Fig. B.1 was repeated also for different inversion den-
sities. As a general trend, the phonon-plasmon coupling effects appear to have a
more visible effect on the energy dispersion with the increase of Ninv, however,
even at large inversion densities close to 1013 cm 2, almost the entire ~! q re-
lation belongs to a region where the imaginary part of the Si(q; !) is significant,
and consequently the Landau damping is expected to be large.
The results and discussion in this appendix support the simplifying assump-
tions for the modeling of remote phonons embraced in Sec. 5.2 and, in particular,
we believe that the neglect of the phonon-plasmon coupling used in our simulations
does not play a critical role in the reaching of the main conclusions of the paper.
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Appendix C
Numerical algorithm for the
determination of the phonon
modes in generic gate structures
In this appendix we describe a numerical algorithm which allows to find the
dispersion relation of the phonon modes which can originate in a gate structure
composed of an arbitrary number of dielectric layers.
This algorithm has been used to generate the Figs. 5.7, 5.8 and 5.9 in Chap. 5.
C.1 General structure approach
We consider a generic interface i of an arbitrary gate structure, as shown in
Fig. C.1. The two dimensional Fourier transform of the scattering potential (as
defined in Eq. 3.22) in the layers above and below the interface can be expressed,
according to Eq. 5.15, as:
SO;i(q; z) = Ai;1e
 qz +Ai;2eqz
SO;i+1(q; z) = Ai+1;1e
 qz +Ai+1;2eqz
(C.1)
ε
ε
i
i+1
ti
SO,i=φ
z
i,1
φSO,i+1= i+1,1
A    e    +A    e−qz
i+1,2
qzA        e    +A        e
i,2
qz
−qz
Figure C.1: Generic interface between two layers of an arbitrary gate structure. The
electric permittivities i and the scattering potentials SO(q; z) of the two materials
are also shown.
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At the section ti, we can impose the continuity of the potential and the continuity
of the displacement field, obtaining:
Ai;1e
 qti +Ai;2eqti = Ai+1;1e qti +Ai+1;2eqti
i(Ai;2e
qti  Ai;1e qti) = i+1(Ai+1;2eqti  Ai+1;1e qti) (C.2)
Afer some manipulations, from (C.2) we have:
Ai+1;1
Ai+1;2

=
 
i+1+i
2i+1
i+1 i
2i+1
e2qti
i+1 i
2i+1
e 2qti i+1+i2i+1
!
Ai; 1
Ai; 2

(C.3)
This matrix allows to find the amplitude of the potential in the (i+1)-th layer once
we know the amplitude of the potential in the i-th layer. Thus, if the gate structure
is composed by N layers of dielectric, we can relate the amplitude of the potential
in the (N+1)-th layer with the amplitudes in the section 0 with the equation:
AN+1;1
AN+1;2

=MTOT(!)

A0;1
A0;2

(C.4)
whereMTOT is simply the multiplication of all the matricesMi (shown in Eq. C.3)
of each i-th section.
Since the relative permittivities i of the materials depend on the pulsation !,
alsoMTOT is function of the pulsation.
C.2 Solution in the case of infinitely thick dielectric
Now we look for the modes which can originate in a gate structure composed
by N different material layers, with on top an infinitely thick dielectric and to the
bottom an infinitely thick bulk MOSFET channel. In this structure we have N+1
discontinuity interfaces, as shown in the first image of Fig. C.2. We can assume
that the amplitudes A0;2 and AN+1;1 of the scattering potential are null, in order to
avoid infinite power fields.
Thus, from Eq. C.4, we obtain in this case:
MTOT;11(!) = 0 (C.5)
Thus, to find the dispersion relation in this structure, for each value of the wave-
vector q, we have to determine the values of the pulsation ! which verify Eq. C.5.
Once established the singularities of the function MTOT;11(!) we can apply the
Newton’s method to find the values !SO(q) which obey Eq. C.5.
C.3 Solution in the case of metal gate electrode
Now we look for the modes which can originate in a gate structure composed
by N+1 different material layers, with on top the metal gate and to the bottom an
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Figure C.2: a) Sketch of a gate structure with N+1 discontinuity interfaces, with
on top an infinitely thick dielectric. b) Sketch of a gate structure with N+2 dis-
continuity interfaces, with on top the metal gate. The amplitudes of the scattering
potential SO in the dielectric in the highest position and in the MOSFET channel
are also shown.
infinitely thick bulkMOSFET channel. In this structure we haveN+2 discontinuity
interfaces, as we can see in the second image of Fig. C.2. At the interface tA (the
interface between the metal gate and the layer at the bottom) we have that the
potential has to be null, i.e.:
( tA) = A0;1eqtA +A0;2e qtA = 0 (C.6)
and thus:
A0;2 =  A0;1e2qtA (C.7)
Since AN+1;1 has to be null and remembering Eq. C.4, we can impose:
MTOT;11(!) MTOT;12(!)e2qtA = 0 (C.8)
Thus, to find the dispersion relation in this structure, for each value of the wave-
vector q, we have to determine the values of the pulsation ! which verify Eq. C.8.
Once established the singularities of the functionMTOT;11(!) MTOT;12(!)e2qtA
we can apply the Newton’s method to find the values !SO(q) which obey Eq. C.8.
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